#### 5.48 Digital Electronics

 Tabulate the PLA programmable table for the four Boolean functions listed below.

$$A(x,y,z) = \sum m(0,1,2,4,6)$$

$$B(x,y,z) = \sum m(0,2,6,7)$$

$$C(x,y,z) = \sum m(3,6)$$

$$D(x,y,z) = \sum m(1,3,5,7)$$

15. Tabulate the PLA programming table for the four Boolean functions listed below. Minimize the number of product terms.

$$A(x,y,z) = \sum (1.2.4.6)$$

$$B(x,y,z) = \sum (0,1,6,7)$$

$$C(x,y,z) = \sum (2,6)$$

$$D(x,y,z) = \sum (1,2,3,5.7)$$

- 16. Derive the PLA programming table for the combinational circuit that squares a 3-bit number. Minimize the number of product terms.
- 17. List the PLA programming table for the BCD to excess 3 code converter whose Boolean functions are simplified.
- 18. List the PAL programming table for the BCD to excess 3 code converter whose Boolean functions are simplified.
- 19. The following is a truth table of a 3-input, 4-output combinational circuit. Tabulate the PAL programming table for the circuit and mark the fuse map in a PAL diagram.

I	Inputs Outputs					
Х	y	Z	A	В	C	D
0	0	0	0	1	0	0
0	0	1	1	l	1	í
0	l	0	1	0	1	1
0	1	1	0	İ	0	1
1	0	0	ı	0	1	0
1	0	1	0	0	0	1
1	l	0	l	1	1	0
1	1	1	0	1		1

# Chapter 6

# Synchronous Sequential Logic Circuit

#### 6.1 Introduction

A block diagram of a sequential circuit is shown in Fig.6.1. It consists of a combinational circuit to which storage elements are connected to form a feedback path. The storage elements are devices capable of storing binary information. This binary information stored in these elements at any given time define the state of the sequential circuit at that time.




Fig 6.1 Block diagram of sequential circuits

The sequential circuit receives the binary information from external inputs. These inputs and the present state of memory elements determine the binary value of the outputs of the circuit. They also determine the condition for changing the state in memory elements. Thus, the next state of the memory elements is also a function of the external inputs and the present state.

# Mealy Model Sequential Circuit

Fig 6.2 shows the clocked synchronous sequential Mealy machine. The output of mealy machine is the function of present inputs and present state (Flip flop outputs). If X is input,  $Q_n$  is the present state and the next state is  $Q_{(n+1)}$ , the output of Mealy function (Z) is given below.

 $Z = f(X, Q_n)$ Next state Present state Output Next state Decoder Momory Combinational Q<sub>n+1</sub> logic circuit Combinations

Fig 6.2 Mealy model sequential circuit

The output of memory element is connected to the input of output decoder and next state decoder circuit. The output of memory element is considered as present

#### Moore Model Sequential Circuit 6.1.2




Fig 6.3 Moore model sequential circuit

Fig.6.3 shows the block diagram of a Moore machine. The output of Moore machine depends only on the present state. So the output of Moore machine is a function of its present state  $(Q_n)$ . If the input is X, the next state is  $Q_{(n+1)}$  and the present state is  $Q_n$ . The output of Moore machine is represented mathematically by

$$Z = f(Q_n)$$

The differences between the Moore machine and Mealy machine are tabulated as follows

S.No.	Moore machine	Mealy machine
Ι.	The output of this machine is the function of the present state only.	Its output is function of present input as well as present state
2.	Input changes do not affect the output	Input changes may affect the output of the circuit
3.	It requires more number of states for implementing same function	It requires less number of states for implementing same function

#### Analysis and Synthesis of Synchronous Sequential Circuits




Fig 6.4 Flow chart

#### Digital Electronics

The behaviour of sequential circuit can be determined from the inputs, outputs and state of its flip flops. The outputs and next state are both a function of its inputs and the present state. The analysis of a sequential circuit consists of obtaining a state table or state diagram for the time sequence of inputs, outputs and internal states. The analysis of the clocked sequential circuits can be done by following the procedure as shown in Fig. 6.4. The reverse process of analysis is known as synthesis of clocked sequential logic circuit.

For the analysis of sequential circuit, we start with the logic diagram. The excitation equation or Boolean expression of each flip-flop is derived from this logic diagram. Then, to obtain the next state equation, we insert the excitation equations into the characteristic equations. The output equations can be derived from the schematic. We can generate the state table using output and next state equations.

# 6.2.1 Analysis of Example Sequential Logic Circuit




Fig 6.5 Example of sequential togic circuit

Fig. 6.5 shows a clocked sequential circuit. It has one input variable x, one output variable y and two clocked JK flip flops. The flip flops are labelled as A and B and their outputs are labelled as A and  $\tilde{A}$ . B and  $\tilde{B}$  respectively.

#### Step 1: Type of circuit

The output(y) of given logic circuit (Fig.6.5) depends on present input and also on present state (Flip flop outputs) of flip flops, so that the given sequential logic circuit is Mealy sequential machine.

#### Step 2: Excitation equations

The excitation equations or Boolean expressions of flip flops A and B are obtained. The equations will be in the form of present states A and B and external

input x, since here are two JK flip flops which have output A and B. Therefore the excitation equation (equation formed for flip flop input)

For Flip flop - A 
$$J_A = x\overline{B}$$
  $K_A = \overline{x}B$   
For flip flop - B  $J_B = \overline{x}A$   $K_B = x\overline{A}$ 

Step 3: Next state equations The state equations can be derived directly from the logic diagram. Looking at Fig.6.5 we can see that the signal for J input of the flip flop A is generated by the function  $\overline{B}x$  and the signal for input K by the function  $\overline{B}x$ . Substituting  $J = \overline{B}x$  and  $K = B\overline{x}$  into a JK flip flop characteristic equation given by

$$Q_{n+1} = J\overline{Q}_n + \overline{K}Q_n$$

State equation for flip flop A

State equation for flip flop B

Similarly, we can find the state equation for flip flop B  $J = \overline{A}x$  and  $K = \overline{A}x$ . Therefore the state equation of flip flop B is given as

$$B_{n+1} = A\bar{x} \, \bar{B} + (\bar{A} \, x) B$$

$$= A\bar{x} \bar{B} + (A + \bar{x}) B$$

$$= A\bar{x} \bar{B} + AB + B\bar{x}$$

$$= \bar{x} (A\bar{B} + B) + AB$$

$$= \bar{x} (A + B) + AB$$

$$B_{n+1} = A \, \bar{x} + B \, \bar{x} + AB$$

#### Output equation

The given sequential circuit has output y. The output equation can be found from the Fig.6.5 which is derived using three input AND gate

$$y = A\overline{B}x$$

#### Step 4: State table

Table 6.1 is the state table for the given sequential logic circuit. It represents the relationship between input, output and flip flop states. It consists of three columns: present state, next state and output

Present state: It specifies the state of the flip flop before occurrence of a clock pulse.

Next state: It is the state of flip flop after the application of a clock pulse.

Output: This section gives the value of the output variables during the present state. Both next state and output section have two columns representing two possible input conditions x = 0 and x = 1.

Table 6.1

Present state	Next	state	Output		
	AB AB		y		
$\overline{AB}$	x = 0	x = 1	x = 0	x = 1	
00	00	10	0	0	
01	01	00	0	0	
10	11	10	0	1	
11	01	11	0	1	

We can derive the state table as follows

(i) If present state AB = 00, x = 0

When a present state is 00 i.e. A = 0 and B = 0 and input x = 0, the next state is obtained by using next state equation

Next state for flip flop A

$$A_{n+1} = A\overline{B} + Ax + \overline{B}x$$
$$= 01 + 0.0 + 1.0$$
$$= 0$$

Next state for flip flop B

$$B_{n+1} = A\bar{x} + B\bar{x} + AB$$
  
= 0.1 + 0.1 + 0.0  
= 0

Next state for this case AB = 00

(ii) If present state AB = 00.x = 1

Next state for flip-flop A

$$A_{n+1} = A\overline{B} + Ax + \overline{B}x$$
$$= 0.1 + 0.1 + 1.1$$
$$= 1$$

Next state flip flop B

$$B_{n+1} = A\bar{x} + B\bar{x} + AB$$
  
= 0.0 + 0.0 + 0.0  
= 0

Next state for this case AB = 10

Similarly we can obtain next state for all these different cases as shown in the table.

(iii) Determine the entries in the output section. For this, we have to examine AND gate for all possible present states and input.

(a) If a present state 
$$AB = 00$$
,  $x = 0$  output  $y = A\overline{B}x$ 

$$= 0.10$$

$$y = 0$$

(b) If a present state 
$$AB = 00$$
.  $x = 1$  output  $y = A\widetilde{B}x$   $= 0.11$   $y = 0$ 

Thus, the state table of any sequential circuit can be obtained by the same procedure used in the above example. This example contains 2 flip flops and one input, and one output, producing four rows, two columns in the next state and output sections. In general, a sequential circuit with m flip-flops and n-input variables produces  $2^m$  rows and one for each state and  $2^n$  columns, one for each input combination in the next state and output sections of the state table.

#### Step 5 State diagram

State diagram is a graphical representation of a state table. Fig. 6.6 shows the state diagram for sequential circuit. Here each state is represented by a circle, and transition between states is indicated by directed lines connecting the circles. The binary number inside each circle identifies the state represented by the circle. The directed lines are labelled with two binary numbers separated by a symbol 'l' (slash). The input value that causes the state transition is labelled first and output value is next.




Fig 6.6 State diagram of Fig.6.5

**Example 6.1** Derive the state table and state diagram for the sequential circuit shown in Fig.6.7(a).

#### Solution


#### Step 1: Type of circuit

The output y of given sequential circuit (Fig.6.7) depends on the present input and also present state (flip flop output) of flip flops, so the given sequential logic circuit is Mealy sequential machine.

#### Step 2: Excitation equation

For flip flop A

$$J_A = x + B$$
$$K_A = A$$



For flip flop B

$$J_B = \overline{A} + x$$
$$K_B = B$$

Step 3

We know that characteristic equation of JK flip flop

$$Q_{n+1} = J\overline{Q}_n + \overline{K}Q_n$$

State equation for flip flop A

$$A_{n+1} = (x+B)\overline{Q}_n + AQ_n \qquad \text{(where } Q_R = A \text{ for flip flop } A)$$

$$= (x+B)\overline{A} + \overline{A}A$$

$$= \overline{A}x + \overline{A}B + 0$$

$$A_{n+1} = \overline{A}x + \overline{A}B$$

State equation for flip flop B

$$B_{n+1} = (\overline{A} + x)\overline{Q}_n + \overline{B}Q_n \qquad \text{(where } Q_n = B \text{ for flip flop } B\text{)}$$

$$= (\overline{A} + x)\overline{B} + \overline{B}B$$

$$B_{n+1} = \overline{A} \ \overline{B} + \overline{B}x$$

Output equation

$$y = \overline{A}Bx$$

# Step 4: State table

Present state	Next	state	Output	
	AB	AB	J	rpat
AB	x = 0	v = 1	<del> </del>	<del>y</del>
00	00	71	x = 0	x = 1
10	10	$-\frac{10}{10}$	-0	0
10	01			
	$-\frac{1}{00}$	- 00	0	0
·—·	- <del></del>	_ 00	0 [	<u> </u>

# Step 5 : State diagram




Fig 6.8

Example 6.2 Derive the state table and state diagram for the sequential circuit

#### □ Solution

# Step 1: Type of circuit


The output of a given circuit(See Fig.6.9) depends on present input and also on present states, so the given sequential logic circuit is Mealy machines

# Step 2: Excitation Equation

For flip flop A	$D_A = Ax + Bx$
For Flip flip B	$D_B = \overline{A}_X$
For Output	$y = AB + \overline{x}$

# Step 3:

We know that characteristic equation of D flip flop (next state depends on input







Fig 6.9

#### Step 4: State table


The state table contains four rows and three columns. The next state and output have two sub columns.

Present state	Next	state	Output		
	AB	AB	\ y		
AB	x = 0	x = 1	x = 0	x = 1	
00	00	10	0	0	
01	00	11	1	0	
10	00	10	1	0	
11	00	10	1	0	

# Step 5: State Diagram



Example 6.3 Derive the state table and state diagram for sequential circuit shown in Fig.6.10



#### □ Solution

# Step 1: Type of circuit

The output y of the sequential circuit depends on present state only, so the given logic circuit is the Moore type circuit.

# Step 2: Excitation equations

For flip flop 
$$A$$
 
$$J_A = B$$
 
$$K_A = B\overline{x}$$
 For flip flop  $B$  
$$J_B = \overline{x}$$
 
$$K_B = A \oplus x$$
 
$$y = A \oplus B$$

#### Step 3:

We know that characteristics equation of JK flip flop

$$A_{n+1} = J\overline{Q}_n + \overline{K}Q_n$$
State equation for flip flop  $A: A_{n+1} = B\overline{A} + (\overline{B}\overline{x}) A$  ( $:: Q_n = A$ )
$$= B\overline{A} + A(\overline{B} + x)$$

$$= B\overline{A} + A\overline{B} + x$$

$$A_{n+1} = (A \oplus B) + x$$
State equation for flip flop  $B: B_{n+1} = \overline{x}\overline{B} + (A \oplus \overline{x})B$ 


$$= \overline{x} \overline{B} + (Ax + \overline{A} \overline{x})B$$

$$B_{n+1} = \overline{x}\overline{B} + AxB + \overline{A}\overline{x}B$$

#### Step 4: State table

Present state	Next	Output	
	x = 0	x = 1	у
AB	AB	$\overline{AB}$	1
00	01	00	0
01	11	10	i
10	11	10	1
11	00	11	0


#### State diagram



Note: The state diagram for Moore machine is different from Mealy machine. Here each circle is coded with state binary number/output.

#### **State Reduction**

Any logic design process must consider the problem of minimizing the cost of the final circuit. One way to reduce the cost is by reducing the number of flip flops, i.e. by reducing the number of states. The state reduction technique basically avoids the introduction of redundant equivalent states. The reduction of redundant states reduces the number of flip flops and logic gates required, thus reducing the cost of the final circuit. Two states are said to be redundant or equivalent, if every possible set of inputs generate exactly the same outputs and the same next states. When two states are equivalent, one of them can be removed without altering input-output relationship. Let us consider the state diagram shown in Fig 6.11. The states are denoted by letter symbols instead of their binary values because in state reduction technique internal states are also important, but input output sequences are more Important. The procedure contains two steps.



Step 1: Finding the state table for the given state diagram

First the given state diagram is converted into a state table. Fig.6.11 shows the example of state diagram.

Present state	Next state		Output		}
	x=0	x=1	x=0	x=1	- -
а	b	С	0	0	Both are
<b>b</b>	d	ę	1	l o	equivalent states
į c	C	ď	0	174	because of state
d	a	σ	0	ō	c and e having
ė	c	ď	0	1 7	same next state
	تستنسل	· · · · · · ·			and same output

Step 2: Finding equivalent states

The two present states go to the same next state and have the same output for both the input combinations. We can easily find this from the state table, states

c and e are equivalent. This is because both c and e states go to states c and doutputs of 0 and 1 for x = 0, x = 1 respectively. Therefore, the state e can be removed and replaced by c. The final reduced table and state diagram are given in the table 6.2 and Fig. 6.12. The second row have e state for the input x = 1, it replaced by c because the states c and e are equivalent.

# Table 6.2 Reduced state table

	I goic	<b>0.2</b>			
_	Present	Next	state	Out	puŧ
}	state	AB	AB		
1	$\overline{AB}$	$\overline{0} = x$	x = 1	x = 0	r = 1
t	а	b	} <i>c</i>	ט	0
1	ь	d	C	1	,
l	С	C	d	0	$\begin{pmatrix} \mathbf{o} & \mathbf{i} \\ \mathbf{o} & \mathbf{i} \end{pmatrix}$
	_ d	a	d	1	<u> </u>




Fig. 6.12 Reduced state diagram

Example 6.4 Obtain the reduced state table and reduced state diagram for a sequential circuit whose state diagram is shown in Fig.6.13.




Fig 6.13

#### Solution

The given diagram has seven states, one input and one output. As per the step 1, the given state diagram is converted to a state table.

#### State table

Table 6.4(a)

Present state	Next state		Output		
	x=0	x=1	x=0	x=1	
a	а			╆╼┈┤	
b	c	d	0		
c	l a l	ď	] ]	0.	
d	l e l	,	0	0	Both are
e	a	•	<u>-</u>		equivalent states because of states
<i>f</i> .	0		<u>-</u>	<del>↑</del>	e and g having
g	a	/	0	1,	same next state
		<u>'</u>	<u> </u>	1. <del>  </del>	and same output

From the above state table, it is clear that states e and g are equivalent. So the state g is replaced by state e. The reduced state table is shown in Ex.6.4

## Reduced state Table

Table 6.4(b)


	Present state	Next	state	Ou	tput
		x = 0	x = 1	x = 0	x = 1
	a	a	b	0	0
	<u>b</u>	<u> </u>	d	0	0
	<i>c</i>	<u>a</u>	<u>d</u>	0	0
Both are equivalent	d	ľ	f	0	1
states	e	а	$\overline{f}$	0	$\overline{1}$
	f	ľ	f	0	l

From the above reduced table, states d and f are equivalent, hence 'f' can be replaced by d and it can be removed. Then finally the reduced state table is shown

# Final reduced table

The state diagram of the reduced state Table is shown in Fig.6.4(b).


Present state	Next	state	Output		
	AB	AB	1		
AB	x = 0	x = 1	x = 1)	x = 1	
	- a	b	6	()	
b	c	d	j 0	0	
1.	а	d	0	0	
d	ľ	d	0	1	
ď	a	d	()	L	



#### State Assignment

In sequential circuits we know that the behaviour of the circuit is defined in terms of its inputs, present state, next state and outputs. To generate the desired next state at particular present state and inputs, it is necessary to have specific flip flop inputs. These flip flop inputs are described by a set of Boolean functions called flip flop input functions. To determine the flip flop input functions, it is necessary to represent states in the state diagram using binary values instead of alphabets. This procedure is known as state assignment. The following rules are used in state assignment.

Rule 1. States having the same next states for a given input condition should have assignments which can be grouped into logically adjacent cells in a K-map. (Fig.6.15)



Rule 2. States having different next states should have assignment which can be grouped into logically adjacent cells in K-map. (Fig.6.16)

**Example 6.5** Design a sequential circuit using D flip flop for a state diagram given below. Use state assignment rules for assigning states and compare the required combinational circuit with random state




Fig 6.17

#### Solution

The states are a, b, c, d and e. Each state is randomly assigned.

a = 000, b = 001, c = 010, d = 011, e = 100. The remaining combinations are considered as don't care conditions.

#### **Excitation table**


'	Pro		ıt state	Input	ite	Output		
	4	В	C	X	$A_{n+1}$	$B_{n-1}$	$C_{n+1}$	Z
] (	) [	Ō	0	0	0	<u>n</u>		2
0	5	0	0 .	1.1	0	1	1	0
	)	0	1	0	0	,	0	
$\perp \bar{c}$	7	0		<del>-</del>		1	ļ <u>'</u>	0
$\downarrow$	+	<del>-</del>	0	1		0	. 0	0
<u> </u>	-1	1		0	i	0	O	
$\int_{0}^{\infty}$		<u>l</u>	0	1 ]	0	1	1	0
	$\downarrow$	1_		0 ]	0	0	0	0
0		1	_ 1	1	0	0	0	<del></del>
$\bigsqcup$		0	0	0	0	0	0	1
		0	0	1	0	$\frac{\sqrt{0}}{1}$	0	

Pr	Present state		Input	Ne	xt St	Output		
ī	0	1	0	X	X	X	X	
ĺ	0	1	]	X	$\bar{X}$	X	X	
]	1	0	0	X	X	X	X	
1	i	0	1	X	X	X	X	
1	i	I	0	X	X	X	$\overline{X}$	
ì	1	1	1	X	$\overline{X}$	X	$\overline{X}$	


#### K-map simplification

The D flip flop input is equal to next state and the flip flop expression is obtained directly.


Expression for flip flop input DA




Expression for flip flop input  $D_R$ 



Expression for flip flop input  $D_C$ 



Expression for flip flop input  $O_0$ 



The random assignment requires

7 three input AND gates

I two input AND gates

4 two input OR gates

Total 12 gates with 31 inputs and 3 flip flops are required to construct the sequential logic circuit. Now we apply state assignment rules, then follow the above From Rule 1, The states e and d must be adjacent

From Rule 2, states b and c must be adjacent. We form the adjacent cells in the 3 variable K-map


Α\B	00	01	11	10
0	0	1	3	2
		(b)	C,	
1	4	5	7	6
l		[ (d.)	е	

#### Excitation table


		e Input		Next St	ลte	Output
A			$A^{n+1}$	$B_{n+1}$	$C_{n-1}$	$\overline{z}$
0 (	_ 1	0	0	0		0
0   (		1	0	1	1	0
0 ; (		0	ĵ	0	1	0
0 : (			i	1	<u> </u>	0
0 1		0	X	X	: · · X	$\overline{X}$
0 1		i	X	X	X	X
0 1	1	0	i	1	1	0
0 1	. 1	1	1	0	:	0
1 0	, ,	0	Χ	X	X	X
1 0		l	Χ	X	X	X
1 0	] ]	0	0	0	0	0
1 0	<u> </u>		0	0	0	1
1 1	0	0	X	X	Χ	X
1 1	0		X	X	Χ	X
1 1	] ]	0	0	0	0	
1 1	]	1	0	0	0	0

#### K- Map simplification


Expression for Lip Liop input  $D_A$ 




Expression for  $G_{ij}$   $G_{ij}$  from input  $D_{ij}$ 



Expression for flip flop input  $D_C$ 



Expression for flip flop input  $D_D$ 



Under the state assignment rules, we require

4 three input AND gates

I two input AND gate

2 two input OR gates

A total of 7 gates with 18 inputs and 3 flip flops are required to construct the sequential logic circuit based on the state assignment rules.

#### 6.5 Design Frocedure

The following steps are followed to design the clocked sequential logic circuit.

- 1. Obtain the state table from the given circuit information such as a state diagram, a timing diagram or description.
- 2. The number of states may be reduced by state reduction technique.
- 3. Assign binary values to each state in the state table.
- 4. Determine the number of flip flops required and assign a letter symbol to each flip flop.
- 5. Choose the flip flop type to be used according to the application.
- 6. Derive the excitation table from the reduced state table.
- 7 Derive the expression for flip flop inputs and outputs using k-map simplification (The present state and inputs are considered for k-map simplification) and draw logic circuit using flip flops and gates


#### 6.6 Synthesis of Clocked Sequential Logic Circuits

Synthesis means that, it is the reverse process of analysing a sequential logic circuit. In this synthesis, we get a logic circuit from the information of state diagram, word description etc. The detailed steps are given in the example. Now we will see the detailed description of each step.

A state diagram is obtained from the word description, timing diagram or other pertinent information. From this state diagram, we can form a state table.

The reduction of number of states and binary value assignment to each state gives the reduction in combinational circuit requirement. The number of flip flops required to design any sequential logic circuit depends on the number of states.

Example 6.6 A sequential circuit has one input and one output and its state diagram is shown in Fig.6.18(a). Design the sequential circuit using D flip flop



#### ☐ Solution

The given state diagram consists of four states. It hat one input (x) and one output (y). The state table for the given state diagram is shown in Table.6.6(a). It is clear that there are no equivalent states. Therefore, there is no reduction in the state diagram. As the state diagram contains 4-states, it requires 2 flip-flops which are named as A and B.

Fig 6.18(a)

r=	Table	6.6 (a)				
Present state	Next	state	Output			
	x = 0	x = 1	x = 0	x = 1		
AB	AB	AB	<u> </u>	<u> </u>		
00	00	10	0	1		
01	[]	00	0	0		
10	10	01	1	0		
11	00	10	1	0		

#### Design using D-flip flop

For the design of circuit using D flip flop (or any flip flop), we need the excitation table. Table Ex 6.6(b) shows the excitation table of D flip flop from which we can develop excitation table for the required circuit as shown in table 6.6(c).

Table 6.6 (b) Excitation table for D-flip flop

Present state	Next state	Flip flop input
Qu	$Q_{n+1}$	$\overline{D}$
0	0	()
0	ļ l	l l
ŀ	0	0
1	l	1

Excitation table

Pre	sent state	Input	Ne	xt state	Flip	flop input	Output
A	$\overline{B}$	λ,	A	В	$\overline{D_A}$	$D_B$	
0	0	0	0	0	0	, 0	0
0	0	i	1	0	1	0	1
0	1	0	ì	1	1	1	0
0	1	I	0	0	0	0	0
l	0	0	ī	0	1	0	1
1	0	l	0	1	0	l i	0
1	<u> </u>	0	0	0	0	0	1
1	1	1	1	0	1	0	0

The flip-flop input function and the circuit output function are obtained by using K-map simplification.

Input equation (or) function for flip flop  $A(D_A)$ 

A <sup>B</sup>	<b>x</b> B0	01	11	10
0	0	1 (77)	3	2
v	4	5	7	6
1	<u>(i)</u>		(1)	}

$$D_A = \overrightarrow{A} \overrightarrow{B} x + \overrightarrow{A} B \overrightarrow{x} + A \overrightarrow{B} \overrightarrow{x} + A B x$$
$$= \overrightarrow{A} (\overrightarrow{B} x + B \overrightarrow{x}) + A (\overrightarrow{B} \overrightarrow{x} + B x)$$

Let us consider  $z = Bx + B\overline{x}$ , then  $B\overline{x} + Bx = \overline{z}$ . Simplify the above equation


$$DA = \overline{Az} + A\overline{z}$$
$$= Az + \overline{z}$$

#### 6.24 Digital Electronics

Substitute  $z = \overline{B}x + B\overline{x} = B \cdot (x)$  in the above equation

$$D_A = A \oplus B \oplus x$$

Input equation for flip flop  $B(D_B)$ 



 $D_B = \widetilde{A}B\widetilde{x} \oplus A\widetilde{B}x$ 

ABx y = Ax + ABx


The input equation for flip and output equation are simulated as follows

$$DA = A \oplus B \oplus x$$

$$DB = \overrightarrow{A} B \overrightarrow{x} + A \overrightarrow{B} x$$

$$y = A \overrightarrow{x} + \overrightarrow{A} B x$$

A sequential circuit using D flip flop is obtained by using the above equations as shown in fig 6.18(b).



#### 6.7 Sequence Generator

A sequential circuit which generates a prescribed sequence of bits, synchronous with the clock, is referred to as a sequence generator. We can construct sequence generators by two ways

- 1. Sequence generators using counters
- 2. Sequence generators using shift registers

# 6.7.1 Sequence Generator using Counters

Fig.6.19 shows the block diagram of a sequence generator using counters. It contains two stages

- 1. counter, and
- 2. next state decoder.




Fig 6.19

#### **Design Procedure**

Step 1: Determine the number of flip-flops required

The number of flip-flops required to generate a particular sequence can be determined as follows.

- (a) Find the number of 1's in the sequence.
- (b) Find the number of 0's in the sequence.
- (c) Take the maximum value from both. If 'n' is the required number of flip-flops, choose minimum value of 'n' to satisfy the following condition.

$$\max(0's, 1's) \le 2^{n-1}$$

#### Step 2: State assignment

Once the number of flip-flops is decided, we have to assign unique states corresponding to each bit in the given sequence such that the flip-flop representing least significant bit generates the given sequence (the output of the flip-flop which represents the least significant bit is used to represent the given sequence)

- **Step 3:** Draw the state diagram from the above state assignment and obtain the excitation table from the state diagram.
- Step 4: Find the Boolean expression for each flip-flop input by using k-hitap and draw the logic diagram for this Boolean expression

Example 6.7 Find the number of flip-flops required to generate the sequence 10110110.

#### □ Solution

In the given sequence, the number of 0's are 3 and number of 1's are 5.

$$\max (3,5) \le 2^{n-1}$$
$$5 \le 2^{n}$$
$$\boxed{n=4}$$

**Example 6.8** Design a sequence generator using JK flip-flop to generate the sequence 1101011.

#### Solution

#### Step 1: Number of flip-flops required

Number of 0's in the sequence = 2

Number of 1's in the sequence = 5

Hence 
$$\max(2,5) \le 2^{n-1}$$

$$5 \le 2^{n-1}$$

$$n=4$$


We need four flip-flops named as A, B, C and D. The desired sequence is generated by the D flip-flops output

Step 2: State assignment

Decimal equivalent	A	В	C	D	
1	0	0	0	<u> </u>	<ul> <li>Given sequence,</li> </ul>
3	0	0	1	1	first enter this column
0	0	0	0	: o i	this colonin
5	0	l	0	1 :	
2	0	0	1	: o :	
7	0	1	Ţ	1	
9	1	0	0	[[1,]	
	_				

Assign binary value based on non-repeated states

#### Step 3: State diagram




#### **Excitation table**


	Presei	ıt state	<u>;</u>		Next	state				F	lip-Ոս	p inp	uls		
$Q_A$	$Q_B$	$Q_C$	$Q_D$	$Q_A$	$Q_B$	$Q_{\mathcal{C}}$	$Q_D$	$J_A$	$K_A$	$J_B$	$K_B$	JC	Kc	$J_D$	$K_D$
0	0	0	0	0	T	0	l	0	Х	_1_	X	Х	1		X
0	0	0	1	0	0	1		0	Х	0	X		X	X	0
0	0		0	0	1	1	1	0	Х	<u> </u>	Х	X	0	1	Х
0	0	J	ı	0	0	0	0	0	Х	0	Χ.	X	I	Х	1
0	1	U	0	X	Х	Х	Х	X	Х	X_	X	X	X	Х	Х
0	1	0	l	0	0	l	0	0	X	X	, 1	<u>l</u>	X	X	
0		1	0	X	X	Х	Х	X	_X	Х	X	X	Х	_X	X
0	1	1	1	1	0	0	1	l	X	Х	1	Х	11	X	0
1	0	0	0	Х	Х	Х	X	Х	X	Х	Х	X	Х	X	X
1	0	0	1	0	0	0	1	Х	1	0	Х	0	X_	X	0
1	0	1	0	Х	X	X	Х	Х	X	X	Χ.	X	X	X	X
ı	0	1	1	X	Х	Х	X	X	Х	X	Х	X	X	X	$\mathbf{X}^{-}$
1	1	0	0	X	X	X	X	X	X	X	X	X	X	X	X
1	ī	_0	1	Х	X	X	Х	Х	X	X	X	X	X	Х	X
1	ı	I	0	X	X	X	Х	X	X	X	X	X	X	Х	X
1	1	1	ı	X	X	X	X	X	X	X	X	X	X	X	X

Note: The unused states 4, 6, 8, 10, 11, 12, 13, 14, and 15 are considered as X

#### K-map simplification




Z.



#### Logic diagram

A CONTROL OF THE PROPERTY OF T



**Example 6.9** Design a pulse train generator for the waveform shown below.

#### □ Solution

**Step 1:** The pulse is repeated for every 4-bit sequence 0111. Therefore the required number of flip flop is determined as follows.

- (i) number of 0's  $\approx 1$
- (ii) number of 1's  $\approx 3$

Hence 
$$\max(1,3) \le 2^{n+1}$$
  
$$3 \le 2^{n+1}$$
$$\boxed{n=3}$$


We need three flip-flop named as A,B and C. The desired sequence is generated by the C flip-flop.

#### Step 2: State assignment

HIL			
Decimal	A	В	C
equivalent	}	 	1 1
0	0	0	[0]
1	0	0	{{ i : {
3	0	1	[1]
5	1	0	拉到
<del></del>		<u> </u>	1
		Give	n sequence

Note: The unused states are 2.4,6 and 7. Consider the don't care (X) for these states in the K-map simplification.

#### Step 3: State diagram




#### **Excitation table**

Pre	Present state			Next state			Flip-flop inputs				
$Q_A$	$Q_B$	$Q_C$	$Q_A$	$Q_B$	$Q_C$	$J_{3}$	$K_{\Lambda}$	$J_B$	$K_B$	$J_C$	$K_C$
()	0	()	0	0	1	0	X	0	X	į	X
0	0	1	0	1		Ū,	X	Ţ	X	X	()
()	1	1	1	0	<u> </u>		X	X	1	X	()
ī	0	Ī	0	. 0	0	\\	_ I .	0	$\overline{X}$	X	1

**Note**: Unused states 2, 4, 6 and 7 are considered as X


#### K-map simplification



This minimal expression form is K-map simplification

$$J_A = Q_B$$
  $J_B = \dddot{Q}_A Q_C$   $J_C \approx 1$   $K_A = 1$   $K_B = 1$   $K_C = Q_A$ 

#### Logic diagram



# 6.7.2 Sequence Generator using Shift Registers

This is another method for designing sequence generator. In this method shift registers with next state decoder logic are used. Fig.6.22 shows the block diagram of sequence generator using shift registers.

From this Fig.6.22, we see that the output of next state decoder is a function of  $Q_A, Q_B, \dots Q_n$ . The next state decoder is a logic circuit which decodes the output of shift register and generates (input to get desired sequence from flip flop A (least significant bit).




Fig 6.22 Block diagram of a sequence generator using shift registers

Example 6.10 Design a sequence generator to generate the sequence [10101] by shift register method.

In this approach, the minimum number of flip-flops n, required to generate a sequence of length N is given by

$$N \leq 2^{n-1}$$

In this example N = 7 and therefore, the minimum value of n, which may generate the sequence is


$$7 \le 2^n - 1$$

$$\boxed{n = 3}$$


With the three flip-flops, the sequence generation is shown in Table 6.7 The state diagram is shown In Fig.6.23

Table 6.7 State assignment

		Orace assi		
Flip	flop (	outputs	$D_{in}$	States
$\widetilde{Q_A}$	$Q_B$	$Qc_{\_}$		<u> </u>
	0	0	] 1	4 {
1	0	1	0	5
0	0	0	1	0
1	1	0	0	6
0	1	0	1	2
ĺ	1	1	1	7
	Flip- $Q_A$	Flip-flop $Q_A$ $Q_B$ $0$ $0$ $0$ $0$ $0$ $1$ $1$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $




#### K-map simplification for Din



$$D_{in} = \overline{Q}_A + \overline{Q}_B \overline{Q}_C + Q_B Q_C$$
$$= \overline{Q}_A + Q_B \oplus Q_C$$

The logic diagram is shown in Fig.6.24. The initial state is 100. So the input for  $D_A$ ,  $D_B$  and  $D_C$  are 100 respectively.



# Sequence Detector

A sequence detector is a sequential logic circuit that can be used to detect whether a given sequence of bits has been received or not. We can draw the state diagram when we know the sequence and then follow the steps to design sequential logic circuit to obtain the sequence detector sequential logic circuit.




Fig 6.25 Generally sequence detector produces an output = 1, whenever it detects the desired input sequence and '0' for other cases. There are two types of detectors:

- 1. A detector which detects overlapping input sequence, and
- 2. A detector which detects non-overlappling input sequence.

**Example 6.11** Design a sequence detector which detects the sequence 100011.

#### ☐ Solution

In general, the number of states in the state diagram is equal to the number of bits in the sequence. Once the number of states is known, one has to draw the directed lines with inputs and outputs as weighed between the two states. Let us start to draw state diagram, assuming initial state is A.

State A: In this state, the detector may receive either an input 0 or 1. Based on these inputs, a sequence detector is either in same state or move on to the next state as shown in Fig. 6.26.

> When input is 1, we have detected first bit in the sequence, hence we have to go to next state (B) to detect the next bit in the sequence




Fig 6.26

When input is 0, we have to remain in state A, because bit '0' is not the first bit in the sequence

**State B:** When input is 0, we have detected the second bit in the sequence. Hence we have to go to Next state (C) to detect the next bit in the sequence [See Fig.6.26(b)]

> When input is 1, we have to remain in the state B, because 1 which we have detected may start the sequence output which is still zero for both cases

State C: When input is 0, we have detected the third bit in the sequence, hence we have to go next state (D) to detect the next bit in the sequence




Fig 6.26(c)

When input is 1, we have to go to state B, because 1 which we have detected may not be in the sequence to be detected but it may be the start/bit of the sequence, hence we can move to state B. The output is still zero (See Fig.6.26(c))

#### 6.34 Digital Electronics

State D to State F: As explained for state A, state B and state C, if the desired bit is detected, we have to go for the next state otherwise we have to go to the previous state from where we can continue the desired sequence. When complete sequence is detected, we have to make output 1 and go to the initial state. The complete state diagram is shown in Fig.6.26(d).




Fig 6.26(d)

#### State assignment

Assume that for state assignment, we need 3 flip flops to construct the sequence detector circuit. The sequence detector has a total of 6 states. Two flip flops are enough for less than or equal to 4 states. Hence  $3(2^3 = 8)$  flip flops are required to construct the sequence detector. We choose JK flip flop and the flip flops are labeled as A.B and C, assuming state assignments as A = 000.B = 001.C = 010.D = 011.E = 100 and F = 101.

#### Excitation table

We can easily write the excitation table from the state diagram.


Input	Pre	sent	state	1	vext stat	e	Output		Fi	ip flo	ր Լոբւ	its	
X	A	В	С	$A_{n+1}$	$B_{n+1}$	$C_{n+1}$	Υ	$J_A$	$K_A$	JH	$K_B$	$J_C$	K <sub>C</sub>
0	0	0	0	0	0	0	0	0	X	0	Х	0	X
0	0	0	1	0	l	0	0	0	Х	1	X	X	1
0	0	1	0	0	J	Į-	Ð	0	X	X	0	1	X
()	0	l	1	1	0	0	0	ı	Х	X	l t	X	ı
()	i	0	0	0	0	0	0	Х	ı	0	X	Ω	X
0	1	0	l	1	1	0	0	X	1	I	Х	X	T
]	0	0	0	0	0	1	0	0	Х	0	X	1	X
i <b></b> -	0	0	1	0	0	ı	0	0	X	0	$\overline{\mathbf{x}}$	X	0
1	0	ı	0	0	; 0	T	0	0	X	X	ī	Ī	Х
	0.	l	1	0		i	0	0	Х	X	1	X	0
<u>.                                </u>	ŀ	0	0	. <u>i </u>	0	l	0	X	0	0	<u> </u>	, T	X
ī	1	0	í	0	()	ī	1	X	1	0	X	X	l

#### K-map simplification


Expression for flip flop input JA

AX <sup>BC</sup>	00	01_	11	10							
AX OO	0	1	3 [1]	2							
01	4 X	5 X	7   x	6 X							
11	12 X	13 X	15 X	14 X							
10	6	9	11	10							
	J <sub>A</sub> = X BC										


Expression for flip flop input  $J_{\mathcal{B}}$ 




Expression for flip flop input J<sub>C</sub>




Expression for flip flop input KA




Expression for flip flop input K<sub>B</sub>



 $K_B = \overline{X} + C$ Expression for flip flop input  $K_C$ 



Expression for Output Y



#### Logie diagram for sequence detector




Fig 6.27 Logic diagram for sequence detector

Example 6.12 Design a sequence detector to detect the sequence 101 from 10101.

#### Solution

We have only 3 states because we have to detect the sequence 101 from the given number 10101. This circuit is allowed repetition.

Initially, we assume that the circuit is in its reset state, state a. With a 1 coming in as first bit in the valid sequence, it will go from state a to state b with an output as 0 because we have not yet detected all the bits in the sequence. When input is 0, we detect second valid bit in the sequence so it will go from state b to state c, otherwise state b remains same. When the input is 1, we detect third bit in the sequence, which will go from state c to state b with the output as 1 because we are yet to detect all bits in the sequence. If the input is 0, it will go from state c to state a with output 0.




Fig 6.28 State diagram

The binary values are assigned to state a, b and c. Only two flip flops are enough  $(2^2 = 4)$ to design the sequence detector sequential logic circuit, by using T flip flops.


Assume the state assignment

$$a = 00,$$
  $b = 01,$   $c = 10$ 

#### Consider the input is X and the output is Y.

Input	Pres	ent state	Next	state	Flip	flop Inputs	Output
$-\frac{1}{X}$	tt.		$a_{n+1}$	$b_{n+1}$	$T_{a}$	$T_b$	}
$-\overline{0}$	t <del>o</del> t -	<del></del> 0	0	0	0	0	()
0	0	1	<u> </u>	0	1	T1	()
\—	171		0	0	Ţ	0	U)
0	i-i-		_x	$-\overline{X}$	Х	X	X
<u>-</u> -	0		0	l	0	i	0
- <del>-</del>	0		i	<u>-</u>	0	0	()
<u></u>	1 -		0 -	<del> </del>	1	ı	
ii -	1 7 -	- <del></del>	X	<u> </u>	X	X	N

#### K-map simplification



#### Logic diagram for sequence detector




Fig 6.29 Logic diagram for sequence detector

**Example 6.13** A sequential circuit with two D flip flops A and B and input Xand output Y is specified by the following next state and output equations

$$A(t+I) = AX + BX$$
$$B(t+I) = A'X$$
$$Y = (A+B)X'$$

- (a) Draw the logic diagram of the circuit
- (b) Derive the state table
- (c) Derive the state diagram

#### □ Solution




Fig 6.30

#### (b) State Table

Pre	esent state	Input	Next	state	Flip	flop Inputs	Output
A	В	X	A+	$B^+$	$D_A$	$D_B$	Y
0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0
1	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	I	П	1	l	1	l	0
1	0	l l	Ī	0		0	0
1	1	1	Ī	0		0	0

#### (c) State diagram




Fig 6.31

Example 6.14 Reduce the number of states in the following state table and tabulate the reduced state table.

Present state	Next	state	Out	put
-	-x = 0	x = 1	x = 0	x = 1
a	: 7	_ <i>b</i>	0	0
b	d	ļ <i>c</i>	0	0
l c	f = f	e	0	0
d	g	а	l I	0
e	d	c	ļσ	0
f	f	b	1 1	1
ı,	g	h	0	.1
ĥ	g	<u>a</u>	1	0

#### Solution

Two states are said to be equivalent if their next states and outputs are equal.

Compare state 'a' with other states. The next state of a' and 'f' are equal for the inputs 0 and I but their outputs are not equal. Hence  $a \neq f$ . Similarly comparing other states it is found that  $b \equiv e$  as their next state and outputs are equal and d = h. Hence the state table can be reduced as shown. The row e is removed from the table and if any previous row containing e, it is replaced by b and the rows are compared. If any state has the same next state and outputs replace one row, continue this process to obtain reduced state table.

[The strike out lines are kept to illustrate reduction process]

Present state	Next	state	Out	put
	x = 0	x = 1	x = 0	x = 1
а	f	ь	0	0
b	d	¢а	0	0
<del></del>	f —	ψb	<del>- 0</del>	-0-
d	g	а	1	0
e	<del>'</del> d	-c-	0	0-
f	f	b	1	1
g	g	lhd	0	1
h	- g	a	1 -	0

After the first comparison we find that  $a \equiv c$  hence the reduced state table is as shown below.

Present state	Next	state	Ou	tput
	x = 0	r = 1	x = 0	x = 1
a	f	- 15 -	0	<del></del>
b	d	а	0	0
1 d	્ર	а	1	0
f	f	ь	1	1
	<u>\$</u>	ď	0	

**Example 6.15** Design a sequential circuit with two D flip flops, A and B, and one input x. When x = 0, the state of the circuit remains the same. When x = 1, the circuit passes through the state transitions from 00 to 01 to 11 to 10 and back to 00 and repeats.

#### Solution





Fig 6.32

#### State table


$\overline{}$	ent state	Input	Nex	state	Output		
A	B	X	A F	$B^+$	$\overline{D_A}$	$D_B$	
0	0	0	0	0	0	0	
0	0	1	0		0	$\vdash_{\top}$	
0		0	0	T	0	ΤŤ	
0	_ 1 ]	1	ī	1	$\overline{}$	1	
l	0	0	l	0	1	0	
1		ı	0	0	0	0	
1	1	0	1	7	i	<u> </u>	
1	1	i	1	0		0	

#### K-map simplification


Expression for flip flop input DA



Expression for Ilip flop input Da



#### Circuit diagram



**Example 6.16** Design a sequential circuit that three flip flops A, B, C, one input x and one output y. The state diagram is shown in the fig 6.34. The circuit is to be designed by treating the unused states as don't care conditions. Use JK flip flops in the design.

#### Solution

#### State diagram




Fig 6.34

#### State table for the circuit

Pro	esent	State			Next	state			Output y		
				x = 0			x = 1				
A	B	C	$A^+$	$B^{+}$	C <sup>+</sup>	Λ <sup>+</sup>	$B^+$	C <sup>- -</sup>	x = 0	x = 1	
Ü	0	1	0	0	Īi	1	0	U	()	<u> </u>	
l l	0	0	0	1	0.	0	Τ	ī	0	. 0	
0	T	0	0	ı	0	0	0	0	0	. 1	
0	1	]	0	0	iΠ	0	ļ	0	.0	1	
0	0	0	0	1	1	1	0	0	j - 0	I	

#### Excitation table for the circuit

Pro	esent	state	Input	Ne	xt st	ate		F	ip Ilo	թ Լոթ	its		Output
Ā	B	C	X	A	В	C	$J_A$	$K_A$	$J_B$	K <sub>B</sub>	$J_C$	$K_C$	, ,
()	0	0	0	0	I	T	0	X	T	X	I	Х	0
0	0	0	)	1	0	0	1	χ	0	X	0	Х	1
0	0	T	()	0	0	1	0	X	0	X	X	0	0
0	0	}		Π.	0	0	Π	X	0	X	X	Ī	T
0	1	()	()	0	1	0	0	X	X	0	0	Х	()
()		0		0	0	0	0	X	$\overline{X}$		0	X	
0	!,	7	0	l o	Ó	1	0	X	X	ı ï	X	0	0
()	[ T ]	1		0	1	0	()	X	- X	0	X		l
_ ·-	0	0	0	0	1	0	X	1		X	0	Х	0
ī	i ö	0	Γ.	0	1	T	X		ī	X	T	Х	0

#### K-map simplification

Note: minterms 10, 11, 12, 13, 14 and 15 are don't care

AB\C	, 00 <sup>-</sup>	Q1	11 ,	10	
00	0	1; 1	3	2	
01	4	5	7	6	
11	12 ×	13 x	15 ×	14	×
10	8	9 X	11	10	
		-			

AB <sup>C</sup>	<u> </u>	01	1 <u>1</u>	10
00	0 ::	-1	3 <sub>x</sub>	2. <sub>x</sub> :
01	4 :>	5 ×	7 ×	6 ×
17	12 ;	13 ×	15 ×	14 ×
10	8 ; '1_	9	11 X	10 ;




K<sub>A</sub>=1(since all the cells are grouped)

AB\C	K 01	0 _	0	1	1	1	10	
00	0	- [1]	1		3		2	
01	4	x	5	x	7	x	6	×
11	12	'x	13	 x	15	x	14.	<u>.;</u>
10	8	1	9	1.	11	x	10	x
J <sub>B</sub> =C X+A								


AB\C	× 00	01	11	10		
00	0	1	3	2		
	Х	X	X	X.		
01	4	5 ; 1	7	6 1		
11	12	13	15	14		
	X	; X	×	L X		
10	8	9 : [	11	10		
10	. X	1:	_ X	X;		
K <sub>B</sub> = Cx + Cx=C⊕x						

ΑB	× 00	01	11	10_	
00	0	1	3	2	١.
_	1:		×	: X.	ļ
01	4	5 X	7 ×	6 X	
11	12 ×	13 . x	15 ×	14 x	
10	8	9	11 . x	10 ×	
		J <sub>C</sub> =	ABx	Αx	




# Y= Ax

Circuit Diagram



Example 6.17 Derive the state table and state diagram for the sequential circuit shown Fig 6.36.



#### ☐ Solution

The given circuit has two flip flops, A and B, one input X and one input Y. So, it produces a state table with 4 rows as shown below

Prese	nt State	Next	Out	tput y		
		x = 0	x = 1	x=0	x = 1	
A	B	AB	AB	y	y.	
0	0	01	11	0	1	
0	l l	10	10	0	1 1	
i	0	01	00	0	0	
1	1	00	00	0	0	

The state diagram for the sequential circuit is shown in Fig 6.37.

#### State diagram




Fig 6.37

**Example 6.18** A sequential circuit with two D flip flops, A and B; two inputs x and y; and one output z, is specified by the following next state and output equations:


$$A(t+1) = \bar{x}y + xA$$
$$B(t+1) = \bar{x}B + xA$$
$$z = B$$

- (a) Draw the logic diagram of the circuit
- (b) List the state table for sequential circuit
- (c) Draw the corresponding state diagram

#### □ Solution

#### (a) Logic diagram of the sequential logic circuit

A sequential logic circuit is drawn using given equations as shown in Fig.6.38.




(b) State table

Presen	t State	Inputs		Ne	xt state	Output
A	В	X	У	A	В	<u></u>
0	0	0	0	0	0	0
0	0	0	1	1_	0	0
0	0		0	0	0	0
0	O O	Ì	1	0	0	0
0	l	0	0	0	1	<u> </u>
0	1	0	1	I	l l	1
0	3	Ī	0	0	0	
0	î	Ī	I	0	0	1 1
1	0	0	()	0	0	0
Ī	Û	0	1	1	0	0
1	0	1	0	1	<u> </u>	0
1	0	1	l	l	1_	0
1	1	0	0	0	1	1
.1.	1	0	1	1	_ l	11
1	1	1	0		1_1	11
I	1	1	1	1	1	<u> </u>

#### (c) State diagram

The state diagram is drawn as shown in Fig. 6.39 with the help of the above table

[1



**Example 6.19** Design a sequential circuit with two flip-flops A and B, and one input x. When x = 0, the state of the circuit remains same. When x = 0, the circuit goes through the state transitions train 00 to 01 to 11 to 10 back to 00, and repeats.

#### Solution


#### State table

Prese	nt state	Input	Ne.	xt state	FF	nputs
_A	B	X	À	B	$D_{\rm d}$	$D_R$
_0_[	0	0	fol	<del>-</del>	0	0//
0	0	ı,	0	<del>-</del>	0	
0		0	0	— <u>;</u> - }	0	<del>-  </del>
0			┰┤	- <del>`  </del>	_ <u>;</u> _	1
	0	U	0	<del>-</del>	-	
T	0		7	- <del>i</del>		_ <u>_</u>
1	1	0	$\dashv$	<del></del> "		- 0
[	T I		-+	-~;~-+	-;-}	_ <u>-</u> _


Note: the FF inputs of the DFF is same as the next state

# K-map simplification

Expression for flip flop input Da




Expression for flip flop input Da



#### Logic Diagram

By using the above Boolean Expression, the diagram is constructed as shown in Fig.6.40.




**Example 6.20** Design a sequential circuit with two JK flip-flops A and B and two inputs E and x. If E = 0, the circuit remains in the same state regardless of the value of x. When E = 1 and x = 1, the circuit goes through the state transitions from 00 to 0 1 to 10 to 11 back to 00, and repeats. When E = 1 and x = 0, the circuit goes through the state transitions from 00 to 11 to 10 to 0 1 back to 00, and repeats.

#### Solution


The excitation table is derived directly from the given specification.

Prese	nt state	Inj	ut	Next state		F	նը քեօլ	p Inpu	1(5
A	В	E	X	A	В	$J_A$	KA	$J_B$	$K_B$
0	0	0	0	0	0	0	X	0	$\overline{\mathbf{x}}$
0	0	0	1	0	0	0	X_	0	_X
0	0	1	0	1	1	1	X	T	X
0	0	1	1	0	ı	0	X	1	X
0	1_	0	0	0	1	0	X	X	0
0	i	0	ı	0	l	0	X	X	U
0	1	1	0	()	0	0	X	X	Ī
0	1	1	1	1	0	1	X	X	T
ī	0	0	0	1	()	X	0	0	X
	0	0	1	1	0	X	0	0	$\overline{X}$
T	0	1	0	()	1	X		1	$\overline{X}$
1	0	1	]	1	1	X	0	<u> </u>	X
1	1	0	0	!	0	X	0	X	0
1	ı	0	( (	1		X	0	X	0
}	1	1	0	1	0	X	0	$\overline{\mathbf{x}}$	ī_
1	1	ī	i	()	0	X	T	X	Ī

#### K-map simplification



#### Logic diagram



#### **Short Questions and Answer**

#### 1. Mention the steps involved in the analysis of a sequential circuit.

The analysis of a sequential circuit consists of:

- (a) Obtaining a table or a diagram for the time sequence of inputs, outputs and internal states.
- (b) Writing Boolean expressions, which include the necessary time sequence, either directly or indirectly.

#### 2. What is a state-equation?

A state-equation (also called transition equation) specifies the next state as a function of the present state and inputs.

#### 3. What is a state-table?

A state-table contains data such as the time sequence of inputs, outputs and flip-flop states. The table consists of four sections labelled present state, input, next state and output state.

#### 4. What is a state diagram?

A state diagram is a graphical representation of the information available in a state table. In the diagram, a state is represented by a circle and the transitions between states are indicated by directed lines connecting the circles.

#### 5. What are the informations obtained from a state diagram?

The informations obtained are as follows:

The state of the flip-flops are identified by the binary number inside the circle.

A directed line connecting a circle which indicates that change of state occurs.

#### 6. What are input and output equations?

The part of the circuit that generates the inputs to flipflops is described algebraically by a set of Boolean functions called input equations.

# 7. How are the next-state values of a sequential circuit that uses JK or T type flip-flops derived?

The next-state values of a sequential circuit that uses JK or T type flip-flops are derived using the following procedure:

(a) Determine the flip flop input equations in terms of the present state and input variables.

#### 6.50 Digital Electronics

- (b) List the binary values of each input equation.
- (c) Use the corresponding flip flop characteristic table to determine the next state value in the state table.

#### 8. How are the next-state values obtained from the characteristic equation?

The next state values can be obtained by evaluating the state equations from the characteristic equation. This is done by the following procedure:

- (a) Determine the flip-flop input equations in terms of the present state and input variables.
- (b) Substitute the input equations into the flip-flop characteristic equation to obtain the state equations.
- (c) Use the corresponding state equations to determine the next state value in the state table.

#### 9. What are the two models of sequential circuits?

The two models of sequential circuits are:

- (a) Mealy model, and
- (b) Moore model.

#### 10. Compare Mealy and Moore machine.

	Mealy machine		Moore machine
i.	The output is a function of both the present state and input.	i.	The output is a function of the present state only.
ii.	The outputs may change if the inputs change during the clock cycle.	ii.	The outputs are synchronized with the clock, because they depend only on flip-flop out puts that are synchronized with the clock.

#### 11. What is the use of initial statement?

The initial statement is used for generating input signals to simulate a design. In simulating a sequential circuit, it is necessary to generate a clock source for triggering the flip-flops.

#### 12. How can the always statement be controlled?

The always statement could be controlled by delays that wait for a certain time or by certain conditions to become true or by events to occur.

#### 13. What is a sensitivity list?

A sensitivity list specifies the events that must occur to initiate the execution of the procedural statements in the always block. Statements within the block execute sequentially and the execution suspends after the last statement has been executed.

#### 14. What are the two kinds of procedural assignments?

(a) The two kinds of procedural assignments are:

Blocking assignments

Blocking assignment statements are executed sequentially in the order, they are listed in a sequential block.

Blocking assignments use the symbol (=) as the assignment operator.

Example for procedural blocking assignments:

$$B = A$$
$$C = B + 1$$

#### (b) Non-blocking assignments:

It evaluates the expressions on the right hand side, but do not make the assignment to the left hand side, until all expressions are evaluated.

It uses the (<=) as the operator.

Example for non-blocking assignments:  $B \longleftarrow A$ 

$$C \Leftarrow= B+1$$

#### 15. How can we determine the behavior of a clocked sequential circuit?

The behavior of a clocked sequential circuit could be determined from the inputs, outputs and the state of its flip-flops.

16. What are clocked sequential circuits?

Synchronous sequential circuits that use clock pulses in the inputs of storage elements are called clocked sequential circuits.

## 17. How can we describe the structure of a sequential circuit?

The sequential circuit is made up of flip-flops and gates and so its structure can be described by a combination of data flow and behavioral statements.

#### Short Answer Questions

- 1. Differentiate synchronous and asynchronous sequential logic circuits.
- 2. What are the classification of sequential machine?
- 3. Define Mealy and Moore Machines.
- 4. Define state assignment.
- 5. When are two states said to be equivalent states?

#### **Review Questions**


- 1. What are the steps for the design of an asynchronous sequential circuit?
- 2. What is the significance of state assignment?
- 3. List the different techniques used for state assignment.
- 4. Write a short note on
  - (a) Shared row state assignment.
  - (b) One hot state assignment.

#### Exercises


1. A sequential eircuit with two D flip flops, A and B, two inputs x and y, and one input z is specified by the following next state and output equations.

$$A (t+1) = x'y + xA$$
$$B (t+1) = x'B + xA$$
$$Z = B$$


- (a) Draw the logic diagram of the circuit
- (b) Derive the state table.



- 2. A sequential circuit has one flip flop Q, two inputs x and v; and one output S. It consists of a full-adder circuit connected to a D flip flop as shown in following fig.1. Derive the state table and state diagram of the sequential circuit.
- 3. Analyze the circuit in the following Fig.2 and prove that it is equivalent to a T flip flop.
- 4. A sequential circuit has two JK flip flops, one input x and one output y. Following is the logic diagram of the circuit. Derive the state table and state diagram 7. Design a sequential circuit for the given state diagram by using JK flip flop of the circuit.
- 5. Design a sequential circuit with two JK flip flops, A and B and two inputs E and X. If E = 0, the circuit remains in the same state regardless of the value of x. When E = 1 and X = 1, the circuit goes through the state transitions from 00 to 01 to 10 to 11 back to 00 and repeats. When E = 1 and X = 0, the circuit goes through the state transitions from 00 to 11 to 10 to 01 back to 00 and repeats.
- 6. Design a sequential circuit for the given state diagram.




7. Design a sequential circuit for the given state diagram in Fig. P5.




#### 6.54 Digital Electronics


8. Design a clocked sequential circuit for the given state diagram in Fig. P6.



9. Design a sequential circuit for the following state diagram.



10. Design a sequential circuit for the given state diagram using JK flip flop.



Synchronous Sequential Logic Cu-

11. Obtain the state table for the given state diagram and reduce it.

