


Operational Amplifiers

operational amplifiers (or) Typical amplifier:



→ A diff amp is basically the i/p stage of an amp or operation amp.

→ An operational <sup>amplifier</sup> abbreviated as op amp is versatile electronic device which finds to many ap. practical applications.

→ An operational amp is basically very high gain direct coupled amp with high i/p impedance and low o/p impedance.

→ The block diagram of op-amp as shown in fig. from the block diagram it is seen that the i/p stage employs a dual i/p balanced o/p stage. diff amp which provides a major parts of the voltage gain and high i/p resistance.


→ This can be applied intermediate stage which is another dual i/p balanced o/p diff amp. Since the i/p stage amp and intermediate stage amp are direct coupled, so the DC voltage at the o/p of an intermediate stage gives rise to above the ground which is not desirable.

→ ∴ To bringing the DC voltage down to 0. A level shifter (or) translator is used this is usually an emitter follower. It acts

an buffer with large i/p impedance and low o/p impedance.

→ The o/p stage contains a complementary symmetry push pull amp which helps to increase the o/p voltage swing, and the constant supplying capacity of an op-amp.

→ The ckt symbol of an op-amp is shown in fig-



→ Let the i/p voltages  $V_1$  and  $V_2$  we apply at the non-inverting and inverting terminals respectively of an op-amp let  $V_o$

denotes an o/p voltage we have

$$V_o = A(V_1 - V_2)$$

where  $A$  is the diff gain of an op-amp.

→ If the inverting i/p terminal is grounded

ie,  $V_2 = 0$  and the voltage  $V_1$  is applied then we

$$\text{have } V_o = AV_1$$

→ Similarly the non inverting i/p terminal is ground i.e.

i.e.,  $V_1 = 0$  the voltage  $V_2$  is applied then we have

$$V_o = -AV_2$$



## Characteristics of ideal and practical op-amp:-

→ An ideal op-amp exhibits the following characteristics

i) voltage gain is  $\infty$

ii) The i/p impedance is  $\infty$

iii) The o/p impedance is 0

iv) The BW is  $\infty$



→ When equal voltages are applied at the two i/p terminals the o/p is zero.

→ There is no change in the characteristic features with changes of temperature.

→ Whereas in practical op-amp the voltage gain is large and very high i/p impedance and very low o/p impedance

→ A small o/p voltage appears even when equal voltages are applied at the two i/p terminals.


### i/p offset voltage:-

→ It is defined as the voltage that needs to be applied across the i/p terminals of an op-amp in order to cause the o/p voltage to become zero.

→ In other words it is the voltage which must be applied b/w the inverting and non-inverting terminals to null the o/p.


→ It is denoted as  $V_{io}$ .

→ It is generally in the order of few microvolts.



### I/p OFF set current:

→ It is defined as the algebraic difference b/w the currents into the inverting and noninverting i/p terminals of an op-amp. It is denoted by ' $I_{io}$ '.



$$I_{io} = I_{B1} - I_{B2}$$

→ Let  $I_{B1}$  and  $I_{B2}$  denote the currents which flow into the i/p terminals in the transistors are properly biased.

→ where  $I_{io}$  is the order of few nano amperes.

### I/p bias current:

→ It is defined as the mean of the current that flow into the inverting and noninverting terminals of an op-amp. It is denoted by ' $I_B$ '.

→ It is usually in the order of few nano amperes.

$$I_B = \frac{I_{B1} + I_{B2}}{2}$$

where  $I_{B1}$  and  $I_{B2}$  are the base currents of the transistors of the 1st stage.

### O/p off set voltage:

The voltage which appears as o/p for  $\emptyset$  i/p, is termed as o/p off set voltage. It is denoted as ' $V_{oos}$ '.



Slew rate: - It is defined as the max rate of change of o/p voltage for unit time.

$$SR = \frac{dV_o}{dt} \Big|_{\max} \text{ V}/\mu\text{sec}$$

→ The slew rate of an op-amp is an important parameter. It is a measure of ability of op-amp to handle varying signals.

Supply voltage Rejection ratio (SVRR) (or) power supply RR (or) PSRR

It is defined as the ratio of change in i/p off set voltage to the change in supply voltage. is termed as supply voltage rejection ratio.

$$SVRR = \frac{\Delta V_{io}}{\Delta V} \text{ } \mu\text{V}/\text{V}$$

→ since large changes i/p and off set voltages effects the performance of op-amp. So it is desirable that SVRR as low as possible.

→ It can be also expressed in 'dB'

$$SVRR = 20 \log_{10} \left( \frac{\Delta V_{io}}{\Delta V} \right) \text{ dB}$$

Drift (or) thermal drift:

→ Bias current, offset current, off set voltage change

with temperature. A ckt carefully nulled at 25°C.

may not remain so when the temperature rises to 35°C

this called drift.

→ often i/p offset coefficient in nanoamperes/°C


The offset <sup>voltage</sup> drift measured in  $\mu V/^\circ C$ .

level translator (or) level shifter

→ The level translator is basically an emitter follower

Case 1: In this case the simplest version of level translator which consists of an emitter follower with fixed ~~resistor~~ resistor  $R$  in the

emitter ckt.



→ let  $v_{in}$  denotes the DC voltage level of the o/p of intermed stage preceding level shifter stage.

→ If  $v_o$  is o/p voltage we have  $v_o = v_{in} - V_{BE}$

$$v_o = v_{in} - 0.7$$


→ By using level shifter, the DC level can be ~~brought~~ brought down by about 0.7V.

Case 2: In practice the reduction of DC voltage level may prove to be impossible. In order to further bring down the voltage level to practically 0. The above ckt is modified as shown

in figure.

→ Resistor  $R$  is replaced by resistors  $R_1$  and  $R_2$  joined as shown in figure.

→ The o/p is taken b/w the junction point of  $R_1, R_2$  and the ground.





→ By a proper selection of  $R_1$  and  $R_2$ ,  $v_o$  can be made equal to  $v_i$   
 → let  $i$  denotes the current through resistor  $R_1$  by applying KVL to the base emitter loop of transistor  $Q_1$ .

$$v_{in} - V_{BE} - I(R_1 + R_2) = 0$$

$$v_{in} - V_{BE} = I(R_1 + R_2) \Rightarrow I = \frac{v_{in} - V_{BE}}{R_1 + R_2}$$

We have  $v_o = I R_1$  (or)  $I R_2$

$$v_o = \frac{R_1}{R_1 + R_2} (v_{in} - V_{BE})$$

→ Each here there is a inherent drawback it is the  $i/p$  signal gets attenuated by the factor  $\frac{R_1}{R_1 + R_2}$

Case 3:

→ A modified version of level translator ckt which uses a constant current source is shown in fig.


→ The transistor  $Q_2$  along with resistors  $R_2$  and  $R_E$  and the diodes  $D_1$  &  $D_2$  consists a constant current source

from the ckt we have

$$v_o = v_{in} - V_{BE} - i_1 R_1$$

→ By suitable choosing the  $R_1$ ,  $R_2$  and  $R_E$ . The voltage

$v_o$  can be broad down to 0.



Case 4:

An improved version of a level translator ckt using a current mirror as shown in fig.

→ In the transistors  $Q_2$  and  $Q_3$  along with resistor  $R_2$  consist current mirror arranging supply a constant current  $i_1$  is shown in fig.




we have  $I_1 = I_2$

$$V_0 = V_{in} - V_{BE} - I_1 R_1$$

→ By selecting suitable values for  $R_1$  and  $R_2$ , the voltage can be broad down to zero level.

→ In additions to these cases there are many other methods employing different ckts by



which the DC voltage level  $V_0$  can be reduced to '0'.

### Defination of IC :-

→ The IC is low cost electronic ckt consisting of active and passive elements. Components that are joint together on a single crystal chip of silicon

→ ICs offers a wide range of applications, to it should be broadly classified as i) linear ICs 2) digital ICs

→ Based upon the above requirements two different IC technologies namely monolithic technology and hybrid technology

→ In monolithic ICs all ckt components, both active and passive elements and their interconnections, are manufactured into a single chip of silicon.

→ The monolithic ckt is used for applications where identical ckts are required in very large quantities and hence provides lowest unit cost and highest order of Availability

→ In hybrid ckts separate component parts are attached to a ceramic substrate and interconnected by means of

either metal  
is more use  
→ Based up  
as Bipolar

→ Bipolar an  
on the is

P-N jun  
isola

IC size

→ upto 198  
dominate

→ The, pr  
transis

→ The pr  
Bell

→ The c  
by b

→ since  
rapid




either metalization pattern (or) wire bonds. This technology

is more useful to small quantity custom ckt.

→ Based upon active devices used IC's can be classified as Bipolar and unipolar.

→ Bipolar and unipolar IC's may further classified as depending on the isolation technique (or) type of FET used.



IC size and complexity:

→ upto 1950 the electronic device ~~was~~ technology was dominated by vacume tubes

→ The present day electronics is result of invention of transistor in 1947.


→ The invention of transistor by William B. Shockley of Bell Laboratories was followed by the development of IC

→ The concept of IC is developed at the beginning of 1960 by both Texas instrument and fairchild semiconductor

→ since the time, <sup>size</sup> and complexity of the IC are increasing rapidly as shown below.

SSI (Small scale integration)	3-30 Gates/chip or 100 transistors/chip (logic gates, FF)	1965-1970
MSI (medium scale integration)	3-300 gates/chip (or) 100-1000 transistor/chip (counters, multiplexers)	
LSI (large scale integration)	300-3000 gates/chips (or) 1000-20000 transistor/chip (microprocessor, 8bit RAM, ROM)	1970-1980
VLSI (very large scale integration)	more than 3000 gates/chip (or) 20000-10,00,000 transistor/chip (microprocessor, 16 to 32 bits)	1980-90
ULSI (ultra large scale integration)	$10^6 - 10^7$ transistors/chips (smart sensors)	1990-2000
GSI (Gigant scale integration)	$> 10^7$ transistors/chips (embedded systems)	

→ The area of the chip size for SSI and MSI and LSI (or) VLSI as shown fig.





packages:-

In packages there are three popular available packages.

1. metal can packages.
2. Dual In line (DIP)
3. Flat package.

→ op-amp packages may contains single, dual, four  
op-amp typical packages have 8 terminals, 10 terminals,



14 terminals, widely used very popular.

→ IC's 741 and is available has 8 pin metal can, 8 pin DIP, 10 pin flat package.

op-amp terminals:-


→ op-amp have 5 basic terminals, i.e, 2 i/p terminals one o/p terminal and two power supply.

→ The significance of other terminals varies with the type of op-amp. the metal can package ICs are 741 as shown in figure.




→ The metal can package top view of IC 741 has a 8 pins, the pin number 8 is identified by tap. The other pins are numbered counter clockwise from pin 8 beginning with pin 1, pin 2 is called the inverting input terminals. pin 6 is the o/p terminal and the pin 4 or 7 vcc power supply terminals. labelled as  $V^+$  &  $V^-$  respectively terminals. pins 5 are used for dc offset. The pins marked as NC indicates No connection.


→ The IC 741 DIP Package as shown in figure.




8 pin IC 741 DIP package




→ A 10 pin Flat package shown in fig



10 pin flat package









power supply connection:-

→ The  $V^+$ ,  $V^-$  power supply terminals are connected to 2 DC voltage sources. The  $V^+$  pin connected to the +ve terminal of 1 source. The  $V^-$  terminal is connected to -ve terminal of another source.




→ From the figure the two sources are 15V batteries each. These are the typical values but in general the power supply voltage may range from  $\pm 5V$  to  $\pm 22V$ .


→ The common terminal of the  $V^+$  and  $V^-$  sources is connected to ground instead of using 2 power supplies we can use a single power supply we obtain  $V^+$  and  $V^-$  as shown inckt.



a)



b)



c)

→ From figure (a) the resistor  $R$  should be greater than  $10k\Omega$ . so that it does not draw more current from the supply voltage  $V_s$ . The 2 capacitors provide D coupling of power supply in the range of capacitor  $0.01\mu F$  to  $10\mu F$ .

→ From ckt (b) zener diodes are used to give symmetric supply voltages. The value of the  $R_s$  is chosen such that it supplies sufficient current from the zener diodes to operate in the avalanche mode.

→ From fig (c) potentiometer is used to get equal values of  $v^+$  and  $v^-$ . The diodes  $D_1$  and  $D_2$  is used to protect the IC.



## Temperature ranges:-

→ For military applications the operating temperature range  $-55^{\circ}\text{C}$  to  $+175^{\circ}\text{C}$ .

→ In commercial applications the operating temperature range 0 to  $70^{\circ}\text{C}/75^{\circ}\text{C}$ .

## Manufacturing designation:-

→ Each manufacturer uses specific code and assign a specific type number to the IC produce.

→ For example 741 can internally compensated op amp originally manufactured by Fairchild semiconductors is sold as  $\mu\text{A}741$

→ Here  $\mu\text{A}$  represents the identifying initials used by Fairchild.

→ The codes used by some of the well known manufactures of linear ICs are


1. Fair child  $\mu\text{A}, \mu\text{AF}$
2. National semiconductors  $\text{LM}, \text{LH}, \text{LF}$
3. Motorola  $\text{MC}, \text{MFC}$
4. RCA  $\text{CA}, \text{CD}$
5. Signetics  $\text{N/S}, \text{N}^{\text{E}}, \text{SE}$
6. Texas instrument  $\text{SN}$
7. Burr-Brown  $\text{BB}$

## open loop op-amp configuration:-

- open loop means there is no interconnection b/w i/p and o/p terminals i.e., there is no feedback from o/p to the i/p.
- The open loop op-amp configurations can be widely categorized into 3 types.

1. Differential amp
2. inverting amp
3. noninverting amp


### 1. Diff amp:-



- let  $v_{i1}$  and  $v_{i2}$  represents the i/p signal of inverting and noninverting i/p terminals. we have the o/p voltage  $v_o = A(v_{i1} - v_{i2})$  where  $A$  represents open loop op amp gain.

where  $v_{id} = v_{i1} - v_{i2}$

### 2. inverting amp:-




- let the noninverting i/p terminal be grounded i.e.  $v_{i1} = 0$  we have the o/p voltage  $v_o = -A v_{i2}$



→ From this relation we can say that there is phase relation inversion

AC and DC characteristics:

3. noninverting amp:-




→ In a noninverting amplifier there is no phase difference. The i/p and o/p voltages such an amp is shown in fig.

→ The inverting i/p terminal is grounded. The signal  $V_i$  is applied at the noninverting terminal.


i.e.  $V_i2 = 0$ .

→ The +ve sign of o/p voltage implies that there is no phase inversion b/w o/p voltage and i/p voltage.

frequency response of op-amp:-



magnitude plot



phase plot

→ The open loop voltage gain of an op-amp  $A_{OL}$  is the ratio of the o/p voltage to the differential i/p voltage

i.e.,

$$A_{OL} = \frac{V_o}{V_{id}}$$

→ The gain is purely a number being the ratio of 2 voltages however the gain can be usually expressed in decibels

$$\therefore \text{Voltage gain} = 20 \log_{10} \left( \frac{V_o}{V_{id}} \right) \text{ dB.}$$

→ The gain of an op-amp is a not a fixed magnitude but it is frequency dependent. The gain changes with the change of frequency of the i/p signal.

→ This change of voltage gain with change of frequency is termed as frequency response of an op-amp

→ The Graphical representation of variations of gain with frequency is called frequency response curve (or) F.R. characteristic curve.

→ The frequency response curve as shown in fig. from the fig.  $f_0$  is the corner frequency (or) Break frequency.

→ The  $B \cdot \omega = f_0 - 0 = f_0 \text{ Hz}$

where  $f_0$  is the gain B $\cdot$  $\omega$  product

→ It is defined as the product of gain and B $\cdot$  $\omega$ . The voltage gain of an op-amp is a complex quantity having both magnitude and phase at  $f = 0$ . The magnitude



$f_s$  max and the phase shift is  $0^\circ$ .

→ at  $F = f_0$  The corner frequency. The gain is 3dB less than

The gain at  $F=0$ . and phase shift is  $-45^\circ$ .

→ It is seen that the curve to beyond the corner frequency  $f_0$  the gain decreases almost linearly with w.s. to frequency

→ The slope of the linear part of the curve  $-20$  dB for decade.

→ The Reduction of gain is with increase of signal frequency can be explain as follows

→ An op-amp mainly consisting of BJT (or) FET transistor and these transistors having junction transistor.

→ The impedance offered by a capacitance is given by

$$X_c = \frac{1}{2\pi f C}$$


→ It is obvious that  $X_c$  varies inversely with frequency

$f$  at low frequencies  $X_c$  is very large. and capacitor act as open ckt.

→ The higher frequencies the impedance of the capacitance input becomes quite small due to the effect of capacitance the voltage gain reduces.

→ In addition to the internal capacitances it is in the form junction capacitance, external capacitance and also stray capacitance or parasitic capacitance.

Because of there 'the op-amp gain' decreases at higher frequencies is effect of capacitance is usually taken into account in the high frequency equivalent ckt of op-amp by adding a capacitor in the o/p ckt as shown in the fig -





→ From the ckt we can use only 1 capacitor such that it has only one break frequency at the max phase shift is  $-90^\circ$ . However, an op-amp can have several break frequencies such a case many capacitors at these break frequencies suppose we can take 2 break frequencies two capacitor are available <sup>at 2 break freq</sup> max phase shift is  $-180^\circ$ .

→ Three capacitors are available at 3 break freq the max phase shift is  $-270^\circ$ .



# Expression for gain as a function frequency



→ consider the high frequency equivalent ckt of an op-amp with one break frequency as shown in figure.

→ from the ckt  $R_i$  is the i/p resistance  $R_o$  is the o/p resistance and  $C$  is the capacitance.

→ Let  $A_{OL}$  represents the (open) loop voltage gain at zero frequency.  $A$  is the voltage gain at any frequency.

→ It is desired to obtain the expression for  $A$  in terms of  $A_{OL}$  and  $f$ . From the ckt the (o/p) voltage

$$V_o = \frac{-j\omega C}{R_o - j\omega C} A_{OL} V_d$$

where  $\omega = \frac{1}{2\pi f}$

To sub  $\omega$  in the above eqn

$$\frac{V_o}{V_d} = \frac{-j\omega C}{R_o - j\omega C} A_{OL}$$

$$A = \frac{-jX_c}{R_o - jX_c} A_{OL}$$

$$A = \frac{-j \frac{1}{2\pi f C}}{R_o - j \frac{1}{2\pi f C}} A_{OL}$$

$$= \frac{-j A_{OL}}{2\pi f C R_o - j} = \frac{-j A_{OL}}{-j(1 + j 2\pi f R_o C)}$$

$$= \frac{A_{OL}}{1 + j 2\pi f R_o C}$$

where  $f_1 = \frac{1}{2\pi R_o C}$  This is the corner frequency

$$A \cdot f = \frac{A_{OL}}{1 + j(f/f_1)}$$

→ The magnitude of the gain  $|A| = \frac{A_{OL}}{\sqrt{1 + (f/f_1)^2}}$

$$\text{phase } \phi = \tan^{-1}(f/f_1)$$

→ let us obtain s domain equivalent of the gain A

$$\text{i.e. } A = \frac{A_{OL}}{1 + j(f/f_1)}$$

$$= \frac{A_{OL}}{1 + j \left( \frac{2\pi f}{2\pi f_1} \right)} = \frac{A_{OL}}{1 + j \omega / \omega_1}$$

$$= \frac{A_{OL}}{j\omega + j\omega_1}$$

let  $s = j\omega$ .

∴ The expression can be

$$A = \frac{A_{OL} \omega_1}{s + \omega_1}$$



Since there is only one break-frequency,

$\therefore$  The voltage transfer function has only one pole.

If the op-amp has several break-frequencies then the voltage transfer function having many poles

$\rightarrow$  let there are 3 break-frequencies.

$\rightarrow$  Denoted as  $f_1, f_2, f_3$ .

$\therefore$  The T.F  $A = A_{OL} \omega_1 \omega_2 \omega_3$

$$\frac{1}{(s + \omega_1)(s + \omega_2)(s + \omega_3)}$$

The corresponding frequency response as shown in fig.

$\rightarrow$  From the fig we can observe that frequency increases the voltage gain decreases b/w  $f_1$  and  $f_2$ .

The gain decreases at the rate of 20dB per decade


b/w  $f_2$  and  $f_3$ .

$\rightarrow$  The gain at the rate of 40dB per decade beyond

$f_3$  at the rate of 60dB per decade.

$\rightarrow$  At each break frequency causes a max phase shift of  $-90^\circ$  b/w the i/p and o/p voltages.

IC 741 op-amp & its features:



features:-

- 1. The i/p impedance for IC741 op-amp is more than  $100k\Omega$ .
- 2. The o/p impedance for IC741 op-amp is below  $100\Omega$ .
- 3. The frequency range of an op-amp is  $0-1MHz$ .
- 4. The voltage gain of the IC741 op-amp is above  $2,00,000$ .
- 5. The offset current and offset voltage of IC741 must be low.

stability of op-amp:-

→ consider an op-amp operating with +ve F.B

path consists a resistor as shown in fig-


let 'A' represents open-loop gain op-amp

and 'ACL' represents closed loop gain.

we have

$$ACL = \frac{A}{1 + A\beta}$$

where  $\beta$  is the F.B factor.





If a closed loop gain is said to be infinite gain then  $1 + A\beta = 0$ .

$$1 - (-A\beta) = 0$$

$$1 - (-A\beta) = 0.$$

$-A\beta$  represents the loop gain, where  $A\beta$  is a complex quantity hence in order to satisfy the above conditions.

→ The magnitude must be unity.

$$\text{i.e. } | -A\beta | = 1$$

→ The phase is  $\angle -A\beta = 0$  (or) integer multiples of  $2\pi$ .

→ From the ckt the F.B. loop is resistive in nature such that it does not produce any phase shift so the op-amp functioning as inverting amplifier then at low frequency there is a phase shift of  $180^\circ$  b/w i/p & o/p.

→ The higher frequencies each break frequency introduced max phase shift  $-90^\circ$  in open loop gain of op-amp has a break frequency of total phase shift will be  $-180^\circ$ .

→ The magnitude of  $-A\beta$  becomes equal to unity

The phase shift becomes  $360^\circ$  (or)  $0^\circ$ .

→ The result of closed loop gain tends to become infinite.

∴ instability may be setup condition  $ACL > A$ .

→ At low frequencies there is no additional phase shift caused by open loop gain  $A$ . and hence  $A\beta$  is positive. This makes  $ACL < A$ . which results the operation is quite stable.


→ If a large B.W coupled with closed loop gain how low is required in any practical applications suitable compensation technique must be adopted to prevent instability.

→ The following compensation techniques are generally used in order to give the slope of rate  $-20\text{dB/decade}$  over a wide range of frequencies.


1. Dominate pole compensating technique.
2. pole-zero " "

### Dominate pole comp tech:

In this method the RC N/w is added in series with op-amp as shown in fig.








By using this technique to get required stability but the open loop B.W decrease.

pole-zero comp tech:-



In this method of compensation the pole & zero added to the T.F by means of n/w as shown fig

→ Resistor  $R_1$  is in series with the op-amp o/p terminal in the n/w  $R_2 C_2$  is connected across the o/p. This tech increases the open loop B.W by making  $-20 \text{ dB/decade}$  slope line passes through  $0 \text{ dB}$  line at the corner frequency  $f_2$  instead of  $f_1$ .

→ By comparing above two tech it is seen that there is an increase of open loop B.W. equals to  $f_2 - f_1$  by adopting the pole zero compensating tech instead of dominated pole compensating technique.