


Unit-2

Operational Amplifier

Typical operational amplifier consists of following stages (from left to right) Typical amplifier:



→ A diff amp is basically the I/P stage of an op-amp or operation amp.

→ An operational amp abbreviated as op-amp is versatile electronic device which finds many practical applications.

→ An operational amp is basically very high gain direct coupled amp with high I/P impedance and low O/P impedance.

→ The block diagram of op-amp as shown in fig. from the


block diagram it is seen that the I/P stage employs a dual I/P balanced O/P stage diff. amp which provides a major part of the voltage gain and high I/P resistance.

→ This can be applied intermediate stage which is another dual I/P balanced O/P diff. amp. Since the I/P stage amp and intermediate stage amp are direct coupled. So the DC voltage at the O/P of an intermediate stage gives rise to above the ground which is not desirable.

∴ To bring the DC voltage down to 0. A level shifter (or) translator is used this is usually an emitter follower. It acts

as buffer with large i/p impedance and low o/p impedance.

- The o/p stage contains a complementary symmetry push pull amp which helps to increase the o/p voltage swing and the current supplying capacity of an op-amp.
- The ckt symbol of an op-amp is shown in fig.



- If we apply different voltages V_1 and V_2 at the non-inverting and inverting terminals respectively of an op-amp (let's say $V_1 > V_2$) and denote an o/p voltage we have:

$$V_o = A(V_1 - V_2)$$

where A is the diff. gain of any op-amp.

- If the inverting i/p terminal is grounded i.e., $V_2 = 0$ and the voltage V_1 is applied then we have $V_o = AV_1$.

- Similarly if the non inverting i/p terminal is grounded i.e., $V_1 = 0$ the voltage V_2 is applied then we have $V_o = -AV_2$.

- $V_o = -AV_2$

Characteristics of ideal and practical op-amp:-

→ An ideal op-amp exhibits the following characteristics

- i) voltage gain is infinite.
- ii) The i/p impedance is zero.
- iii) The o/p impedance is zero.
- iv) The B/w is zero.

→ When equal voltages are applied at the two i/p terminals the o/p is zero.

→ There is no change in the characteristic features with changes in temperature.

→ Whereas in practical op-amp the voltage gain is large and very high i/p impedance and very low o/p impedance.

→ A small o/p voltage appears even when equal voltages are applied at the two i/p terminals.


i/p offset voltage:-

→ It is defined as the voltage that needs to be applied across the i/p terminals of an Op amp in order to cause the o/p voltage to become zero.

→ In other words it is the voltage which must be applied b/w the inverting and non inverting terminals to null the o/p.

→ It is denoted as V_{IO} .


→ It is generally in the order of few microvolts.



$$V_{IO} = V_{DC1} - V_{DC2}$$

I/p OFF set current:

→ It is defined as the algebraic difference b/w the currents into the inverting and noninverting i/p terminals of an op-amp. It is denoted by I_{IO} .



→ Let I_{B1} and I_{B2} denote the currents which flow into the i/p terminals in the transistors are properly biased.

→ where I_{IO} is the order of few nano amperes.

→ It is defined as the mean of the current that flow into the inverting and noninverting terminals of an op-amp. It is denoted by I_B .


→ It is usually in the order of few nano amperes.

$$I_B = \frac{I_{B1} + I_{B2}}{2}$$

where I_{B1} and I_{B2} are the base currents of the transistors of the 1st stage.

O/p offset voltage: —

The voltage which appears as o/p for $\frac{V}{I/p}$, is termed as o/p offset voltage. It is denoted as V_{OOS} .



Slew rate - It is defined as the max. rate of change of o/p voltage for unit time.

$$SR = \frac{dV_o}{dt} \Big|_{\text{max}}$$

v/sec

→ The slew rate of an op-amp is an important parameter. It is a measure of ability of op-amp to handle varying signals.

Supply voltage Rejection ratio (SVRR) (or) power supply RR (or) PSRR

It is defined as the ratio of change in i/p off set voltage

to the change in supply voltage. It is termed as supply voltage rejection ratio.

$$SVRR = \frac{\Delta V_{io}}{\Delta V} \text{ MV/V}$$

→ Since large changes i/p and off set voltages effects the performance of op-amp. So it is desirable that SVRR as low as possible.

→ It can be also expressed in dB

$$SVRR = 20 \log_{10} \left(\frac{\Delta V_{io}}{\Delta V} \right) \text{ dB}$$

drift (or) thermal drift:

→ Bias current, off set current, off set voltage change with temperature in a ckt carefully nulled at 25°C . may not remain so when the temperature rises to 35°C . This is called drift.

→ often o/p offset current in nanoamperes/°C


The offset drift measured in $\mu\text{V}/^\circ\text{C}$

Level translator (or) level shifter

→ The level translator is basically an emitter follower

case1:- In this case the simplest version of level translator which consists of an emitter follower with fixed resistor R in the

emitter ckt.



→ let V_{in} denotes the DC voltage level of the o/p of intermediate stage preceding level shifter stage.

→ If V_o is o/p voltage we have $V_o = V_{in} - V_{BE}$

$$V_o = V_{in} - 0.7$$

→ By using level shifter, the DC level can be brought down by about 0.7V.

case2:- In practice the reduction of DC Voltage level may prove to be impossible. In order to further bring down the voltage level to practically 0. The above ckt is modified as shown


in figure.

→ Resistor R is replaced by

resistors R_1 and R_2 joined as

shown in figure.

→ The o/p is taken b/w the junction of mid point of R_1, R_2 and the ground.



- By a proper selection of R_1 and R_2 , v_o can be made equal to v_i .
 → Let I denotes the current through resistor R_1 by applying KVL to the base emitter loop of transistor Q_1 .

$$v_{in} - V_{BE} - I(R_1 + R_2) = 0.$$

$$v_{in} - V_{BE} = I(R_1 + R_2) \Rightarrow$$

$$I = \frac{v_{in} - V_{BE}}{R_1 + R_2}$$

We have $v_o = I R_2$

$$v_o = \frac{R_2}{R_1 + R_2} (v_{in} - V_{BE})$$

→ Now here there is a inherent drawback it is the v_o

signal gets attenuated by the factor $\frac{R_2}{R_1 + R_2}$

case 3:

An improved version of level translator ckt which uses a


constant current source is shown in fig. a

The transistor Q_2 along with resistors R_2 and R_E consists a constant current source

from the ckt we have

$$v_o = v_{in} - V_{BE} - I R_1$$

By suitable choosing the value of R_1 , R_2 and R_E the voltage v_o can be broad down to 0.



An improved version of a level translator ckt using a current mirror as shown in fig. a

In the transistors Q_1 and Q_2 along with resistor R_E consists a current mirror arranging supply a constant current I is shown in fig. b

we have $I_1 = I_2$

$$V_{BE} = V_{IN} - I_1 R_1$$

→ By selecting suitable values for R_1 and R_2 , the voltage can be broad down to zero level.

→ In addition to these cases there are many other methods employing different ckt's by which the DC voltage level V_O can be reduced to '0'.

Definition of IC :-

→ The IC is low cost electronic ckt consisting of active and passive elements components that are joint together on a single crystal chip of silicon.


→ ICs offers a wide range of applications to be should be broadly classified as i) linear ICs ii) digital ICs

→ Based upon the above requirements two different IC technologies namely monolithic technology and hybrid technology.

→ In monolithic ICs all ckt components both active and passive elements and their interconnections are manufactured into a single chip of silicon.

→ The monolithic ckt is used for applications where identical ckt's are required in very large quantities and hence provides lowest unit cost and highest order of Availability.

→ In hybrid ckt's separate component parts are attached to a ceramic substrate and interconnected by means of



either metal
is more use
→ based up
as Bipolar
→ Bipolar an
on the is

P-N junction
isolation

IC size

→ upto 1980
dominated

→ The p-n
transistor

→ The p-n

Bell Labs

→ The c

by b


→ since

rapid

either metalisation pattern or wire bonds. This technology is more usefull to small quantity custom circuits.

→ Based upon active devices used IC's can be classified as Bipolar and Unipolar.

→ Bipolar and unipolar IC's may further classified as depending on the isolation technique or type of FET used.



In size and complexity, Transistor technology was dominant before 1950. This technology was

→ upto 1950 the electronic device technology was dominated by vacuum tubes and were difficult to work with.

→ The present day electronics is result of invention of transistor in 1947.

→ The invention of transistor by William B. Shockley at Bell Laboratories was followed by the development of IC.

→ The concept of IC is developed at the beginning of 1960.

→ Both Texas Instrument and Fairchild Semiconductor developed IC.

→ Since the time, size and complexity of the IC are increasing rapidly as shown below.

First IC, SSI
(small scale integration) 3-30 gates/chip or
100 transistors/chip
(logic gates, FF)

MSI (medium scale integration)
3-300 gates/chip (or)
100 - 1000 transistors/chip, logic
(counters, multiplexers)


LSI (large scale integration)
300 - 3000 gates/chip (or)
1000 - 20000 transistor/chip
(microprocessor 8 bit, RAM, ROM)

VLSI
very large scale integration
more than 3000 gates/chip (or)
20,000 - 10,00,000 transistor/chip
(microprocessor 16 or 32 bits)

ULSI
ultra
 10^6 - 10^7 transistors/chip
(smart sensors)

GSSI
Giant scale integration
(embedded systems)

The area of the chip size for SSI and MSI and LSI (or) VLSI
as shown fig.



a. SSI b. MSI c. LSI (or) VLSI

packages! -

In IC packages there are three popular available packages.

1. metal can packages!

2. Dual In line (DIP)

3. Flat package.

→ op-amp packages may contains single, dual, four

Op-amp typical packages have 8 terminals, 10 terminals

14 terminals, widely used very popular.

→ IC's 741 and is available has 8 pin metal can,

8 pin DIP, 10 pin flat package.



op-amp terminals :-

basic terminals, i.e., 2 i/p terminals

→ op-amp have 5 basic terminals, i.e., 2 i/p terminals
one o/p terminal and two power supply.

→ The significance of other terminals varies with the type of op-amp. The metal can package has one



741 as shown in figure.



→ The metal can package top view of IC741 has a 8 pins, the pin number 8 is identified by tap. The other pin are numbered counter clockwise from pin 8 beginning with pin 1, pin 2 is called the inverting input terminals. Pin 6 is the o/p terminal and the pin 4 or 7 Vcc power supply terminals. Labelled as V^+ & V^- respectively. The pin 8 marked as 0.15 are used for DC offset.


NC indicates No connection.

→ The IC 741 DIP Package as shown in figure.





8 pin IC741 DIP package

→ A pin 10 pin flat package shown in fig



10 pin flat package






power supply connection:-

→ The V^+ , V^- power supply terminals are connected to

2 DC voltage sources. The V^+ pin connected to the

+ve terminal of 1 source. The V^- terminal is connected

to -ve terminal of another source.



→ From the figure the two sources are 15V batteries.

→ These are the typical values but in general the


power supply voltage may range from $\pm 5V$ to $\pm 22V$.

→ The common terminal of the V^+ and V^- sources is


connected to ground instead of using 2 power supplies.

→ we can use a single power supply we obtain V^+ and V^-


as shown in fig.



a)



b)



→ part of c) if zener off $v^+ = v^- = 0$

→ from figure (a) the resistor R should be greater than $10k\Omega$.

that it does not draw more current from the supply voltage v_s . The 2 capacitors provide DC coupling of power supply in the range of capacitor $0.01\mu F$ to $10\mu F$.

→ from fig (b) zener diodes are used to give symmetrical supply voltages. The value of the R_s is chosen such that it supplies sufficient current from the zener diodes to operate in the avalanche mode.

→ from fig (c) potentiometer is used to get equal values of v^+ and v^- , the diodes D_1 and D_2 is used to protect the IC.

Temperature ranges:-

→ For military applications the operating temperature range -55°C to $+175^{\circ}\text{C}$.

→ In commercial applications the operating temperature range 0 to $70^{\circ}\text{C}/75^{\circ}\text{C}$.

Manufacturing designation:-

→ Each manufacturer uses specific code and assign a specific type number to the IC produced.

→ For example 741 can internally compensated opamp originally manufactured by Fairchild Semiconductors is sold as UA741.

→ Here UA represents the identifying initials used by Fairchild.

→ The codes used by some of the well-known manufacturers of linear IC's are

1. Fairchild

UA, UAF

2. National

Semiconductors Inc., LTL, LF,

3. Motorola

MC, MFC, +1V chip reader

4. RCA

CA, CD

5. Signetics

N/S, NESE

6. Texas Instruments

SN

7. Burr-Brown

BB

Open loop op-amp configuration:-

→ open loop means there is no interconnection b/w i/p and o/p terminals i.e., there is no feedback from o/p to the i/p.


→ The open loop op-amp configurations can be widely categorized into 3 types.

1. Differential amp

2. Inverting amp

3. Noninverting amp

Diff. amp:-




→ Let V_{i1} and V_{i2} represents the i/p signal of inverting and noninverting i/p terminals. we have the o/p voltage $V_o = A(V_{i1} - V_{i2})$

where A represents open loop op amp gain.

$$\text{where } V_{id} = V_{i1} - V_{i2}$$

Inverting amp:-




→ Let the noninverting i/p terminal be grounded i.e. $V_{i1} = 0$. we have the o/p voltage $V_o = -AV_{i1}$

→ From this relation we can said that there is phase relation inversion

i. AC and DC characteristics:

ii. noninverting amp:-

iii. Invertive. In inverter it is called feedback or placing it input out to output.



→ In a noninverting amplifier there is no phase difference between input and output voltages. Such an amp is shown in fig.


→ The inverting i/p terminal is grounded. The signal vi is applied at the noninverting terminal. Now to consider what is applied at the noninverting terminal.

i.e. $v_{i2} = 0$.

→ The +ve sign of O/p voltage implies that there is no phase inversion b/w O/p voltage and i/p voltage.

2) Adjacent to inverting terminal.

frequency Response of op-amp:-



→ The open loop voltage gain of an op-amp is the ratio of o/p voltage to the differential i/p voltage

i.e.,

$$AOL = \frac{V_o}{V_{id}}$$

→ The gain is purely a number being the ratio of 2 voltages however the gain can be usually expressed in decibels

$$\therefore \text{Voltage gain} = 20 \log_{10} \left(\frac{V_o}{V_{id}} \right) \text{dB.}$$

→ The gain of an op-amp is not a fixed magnitude

But it is frequency dependent. The gain changes with the change of frequency of the i/p signal.

→ This change of voltage gain with change of frequency is termed as frequency response of an op-amp

→ The graphical representation of variations of gain with frequency is called frequency response curve (or) F.R. characteristic curve.

→ The frequency response curve as shown in fig, from the fig. f_0 is the corner frequency (or) Break frequency.

$$B.W = f_0 - 0 = f_0 \text{ Hz}$$

where f_t is the gain B.W product

→ It is defined as the product of gain and B.W the voltage gain of an op-amp is a complex quantity having both magnitude and phase at $f=0$. The magnitude

is max and the phase shift is 0° .

→ at $F = F_0$ the corner frequency. The gain is 3dB less than the gain at $F=0$, and phase shift is -45° .

→ It is seen that the curve beyond the corner frequency, the gain decreases almost linearly w.r.t frequency.

→ The slope of the linear part of the curve $\approx 20 \text{ dB}$ for decade.

→ The reduction of gain with increase of signal frequency can be explained as follows.

→ An op-amp mainly consisting of BJT (or) FET transistors and these transistors having $p-n-p$ junction transistor.

→ The impedance offered by a capacitance is given by

$$X_C = \frac{1}{2\pi f C}$$


→ It is obvious that X_C varies inversely with frequency.

If at low frequencies X_C is very large, and capacitor act as open ckt.

→ At higher frequencies the impedance of the capacitor becomes quite small due to the effect of capacitance, the voltage gain reduces.

→ In addition to the internal capacitances it in the form junction capacitance, external capacitance and also stray capacitance or) parasitic capacitance.

Because of these the op-amp gain decreases at higher frequencies. The effect of capacitance is usually taken into account in the high frequency equivalent ckt of op-amp by adding a capacitor in the o/p ckt as shown in the fig.





→ From the ckt we can use only 1 capacitor such that it has only one break frequency at the max phase shift $\sim 90^\circ$. However, an op-amp can have several break frequencies such as $\omega_1, \omega_2, \dots, \omega_n$. There break frequencies suppose we can take 2. Break frequencies two capacitor are available, max phase shift $\sim 180^\circ$.

→ Three capacitors are available at 3 break freq.

The max phase shift is 270° .

→ If we want to increase the phase margin, we can add more capacitors. This will increase the break frequencies and hence the phase margin.

Expression for gain at a function frequency



→ consider the high frequency equivalent ckt. of an op-amp with one break frequency as shown in figure.

→ from the ckt ' R_i ' is the i/p resistance & R_o is the o/p resistance and ' C ' is the capacitance.

→ Let AOL represents the (open) loop voltage gain at

Let A be the voltage gain at any frequency. At zero frequency, A is the voltage gain at any frequency.

→ It is desired to obtain the expression for a interval or

of AOL and i_1 . From the ckt the (o/p) voltage

$$V_0 = \frac{-jX_C}{R_0 - jX_C} A_{OL} V_d$$

$$\text{where } x_C = \frac{1}{2\pi f_C}$$

To sub x_c in the above eqn

sof no notable $\frac{V_0}{V_{\infty}}$ going to ∞ as $A_0 L \cdot \alpha_0 = 2$ (1)

Since

$\therefore T$

if the

the v

→ let

→ Der

$\therefore T$

th

th

→ sh

inve

ad thre

. and

blue

→ T

f₃

→ At

sh

$$A = \frac{-j \times C}{R_o - j \times C} A_{OL}$$

$$A = \frac{-j}{2\pi f C} \frac{A_{OL}}{R_o - j \frac{1}{2\pi f C}}$$

$$= \frac{-j A_{OL}}{2\pi f C R_o - j \frac{1}{2\pi f C}} = \frac{-j A_{OL}}{-j(1 + j 2\pi f R_o C)}$$

$$= \frac{A_{OL}}{1 + j 2\pi f R_o C}$$

where $f_1 = \frac{1}{2\pi R_o C}$ This is the corner frequency

$$A = \frac{A_{OL}}{1 + j(f/f_1)}$$

The magnitude of the gain: $|A| = \sqrt{1 + (f/f_1)^2}$

to find phase $\phi = \tan^{-1}(f/f_1)$

→ let us obtain s domain equivalent of the gain

$$\text{i.e } A = \frac{A_{OL}}{1 + j(f/f_1)}$$

$$= \frac{A_{OL}}{1 + j(\frac{2\pi f}{2\pi f_1})} = \frac{A_{OL}}{1 + j\omega/\omega_1}$$

$$= \frac{A_{OL}}{1 + j\omega_1/\omega}$$

let $s = j\omega$. The equation expression can be

$$A = \frac{A_{OL} s}{s + \omega_1}$$

Since there is only one break-freely,

\therefore The voltage transfer function has only one pole.

If the op-amp has several break-frequencies then

The voltage transfer function having many poles

→ let there are 3 break frequencies

→ Denoted as f_1, f_2, f_3 .

\therefore The I.F.T.F $A = AdL \cos \omega_1 w_2 w_3$

$$(s+w_1)(s+w_2)(s+w_3)$$

other methods.

the corresponding frequency response as shown in fig.

→ From the ~~qual~~ fig we can observed that frequency increases the voltage gain decreases b/w f_{band}.

The gain decreases at the rate of 20 dB per decade

blue f_2 and f_3 .

→ The gain at the rate of 40dB per decade beyond ω_s


f₃ at the rate of 60 dB per decade.

→ At each break frequency causes a mark phase

shift of -90° . b/w the i/p and o/p Voltages.

IC 741 Op-amp & its features

Find the plus and negative feedback op-amp out.



features:-

1. The input impedance for IC741 op-amp is more than $100\text{ k}\Omega$.
2. The output impedance for IC741 op-amp is below $100\text{ }\Omega$.
3. The frequency range of IC741 op-amp is $100-1\text{ MHz}$.
4. The voltage gain of the IC741 op-amp is above $200,000$.
5. The offset current and offset voltage of IC741 must be low.

Stability of op-amp:-

→ consider an op-amp operating with active F.B.

path consists a resistor, as shown in fig-


let ' α ' represents open-loop gain op-amp

and ' A_{CL} ' represents closed loop gain op-amp

we have

$$A_{CL} = \frac{\alpha}{1 + \alpha \beta}$$

where β is the F.B factor.



If a closed loop gain is said to be infinite gain then $1 + A\beta = 0$.

$$1 - (-A\beta) = 0$$

$$1 - (-A\beta) = 0.$$

- $A\beta$ represents the loop gain, where $A\beta$ is a complex quantity hence in order to satisfy the above conditions.

→ The magnitude must be unity.

$$\text{Magnitude} \rightarrow |1 - A\beta| = 1 \text{ or } |A\beta| = 1$$

→ The phase is $1 - A\beta = 0$ (cor) multiplying $2\pi \times n$

→ from the fact that the $A\beta$ in loop is resistive in nature such that it does not produce any phase shift so the op-amp functioning as inverting

amplifier then at low frequency their a phase shift of 180° b/w i/p & o/p.

→ The higher frequencies each break frequency introduced max phase shift -90° in open loop gain of op-amp has a break frequency of total phase shift will be -180° .

→ The magnitude of $-A\beta$ becomes equal to unity the phase shift becomes 360° (or) 0° .


→ The result of closed loop gain tends to become infinite.


- Instability may be setup condition $A_{CL} > A$.
- At low frequencies there is no additional phase shift caused by open loop gain A , and hence β is positive. This makes $A_{CL} < A$, which results in the operation is quit stable.
 - If a large B.W coupled with closed loop gain how low is required in any practical application suitable compensation techniques must be adopted to prevent instability.

- Tip
- The following compensation techniques are generally used in order to gate to the role of rate.
 - ! Over a wide range of frequencies.
 1. Dominant pole compensating technique
 2. pole-zero

Dominant pole comp tech

In this method the RC N/W is added with op-amp as shown in fig,






By using this technique to get required stability

but the open loop B.W. decrease.

pole - zero comp tech:-



In this method of compensation the pole & zero are added to the T.F. by means of N.I.W. as shown fig.

→ Resistor R_1 is in series with the op-amp o/p terminal in the N.I.W. R_2C_2 is connected across the o/p this tech increases the open loop B.W. by making -20 dB/decade slope line passes through 0 dB line at the corner frequency f_2 instead of f_1 .

→ By comparing above two tech it is seen that there is an increase of open loop B.W. equals to $f_2 - f_1$ by adopting the pole zero compensating tech instead of dominated pole compensating technique.