

Transistor Characteristics

E BJT (Bipolar Junction Transistor).

Introduction

→ In 1904-1947 mostly used in Electronic device is vacuum tube diode. In 1906 triode was used by adding a third element to the vacuum tube diode.

→ In 1920 pentode was introduced 5th element device on December 23rd, 1947. 1st transistor was introduced at Bell laboratories by William Shockley.

→ Transistor is used for application purpose it can be used for either voltage or current Amplifier.


→ Transistor means transfer resistance ie signals are transferred from low resistance circuit (Input) into high resistance circuit (O/P).

→ Transistors are used in amplifiers, oscillators, and digital circuits.

Advantages

1. Smaller and light weight.
2. Rugged construction.
3. more Efficient
4. less power consumption
5. Low operating voltages are possible

Classification of Transistor



→ Depending upon type of conduction transistors are classified into 2 types.

i) Uni polar Transistor (UJT, FET)

ii) Bi polar Transistor (BJT).

→ In Uni polar Transistor the conduction is due to majority charge carriers only.

→ In Bi-polar transistor the conductor Ps due to both majority and minority charge carriers.

BJT (Bi-polar Junction Transistor)

→ BJT is a 3 terminal semiconductor device in which the operation depends on the interaction of both majority and minority carriers and hence the name Bi-polar. The 3 terminals are

- i) Emitter.
- ii) Base
- iii) collector.

i) Emitter:

→ The left hand side section of the transistor is called Emitter.

→ The main function is to supply majority charge carriers (either es or holes) to the base and it is more heavily doped with a small cross sectional area.

ii) Base:

The middle section of transistor is called base.

→ It is in bw the Emitter and collector.

→ It acts as a path for the movement of charge carriers. This region is lightly doped and thin layer and narrow cross section area.

iii) collector:

→ The right hand section of transistor is called collector.

- The main function of collector is to collect majority charge carriers through base.
- This is moderately doped and having large cross sectional area.
- In most of the transistors collector region is made physically larger than the emitter region due to large difference collector and emitter area not interchangeable.



→ There are 2 types of BJT's

1 - PNP



2 - NPN

NPN Transistor

→ In NPN Transistor the p-type material is sandwiched b/w 2 n-type material.



PNP Transistor: In p-n-p transistors, the n-type material is sandwiched b/w two p-type materials.




→ A transistor has two junctions.

1 - Emitter-base Junction / Emitter junction (J_E).

2 - Collector-base Junction / Collector junction (J_C).

19/16 Open circuit & Unbiased Transistor (SA) (X)



→ The charge carriers will be constant the charge carriers are at thermal equilibrium (Initial stage). because there is no applied voltage so current is not flowing through it then the charge carriers will be constant.

→ The npn Transistor became more popular than a pnp Transistor because of the following reasons.

(i) A NPN Transistor is having 2 n-type materials. Electrons move faster than the holes.



(ii) Carrier diffusion coefficient of Electrons (D_n) and mobility of electrons (μ_n) are high, and hence we are preferable P npn Transistor.

(iii) no inversion of carrier concentration.


(iv) no inversion of carrier concentration.

Reasons of Transistor

Biased Transistor



→ The transistor can be operated the following reasons based on type of biasing the Emitter and collector Junction.



*Active & Linear:

→ The Emitter base Junction is forward biased and Collector base Junction is reverse biased.

* Cutoff Regions

→ The Emitter base Junction and collector base Junction are in Reverse biased.

* Saturation:


→ The Emitter base Junction and collector base Junction are in Forward biased.

tion both are in forward bias.

* Inverted Region:

The Emitter base junction are in Reverse bias
and Collector base junction are in forward bias.

~~Transistor current components (I_E, I_V, I_{mp})~~



Fig(a):


→ In fig(a) the forward bias is applied to Emitter base junction of npn Transistor causes a lot of electrons from the Emitter region to cross over the base region.

→ The base is lightly doped with p-type impurity the no. of holes in the base region is very small and hence the no. of electrons that combined with holes in the base region is also very small. Hence a few electrons combined with holes to build & constitute a base current I_B .

→ The remaining e^- cross over onto the collector region to constitute a collecting current I_C .

- The emitter current $I_E = (I_B + I_C)$
- The magnitude of emitter current is $I_B + I_C$ This eqn gives the fundamental relationship between the currents in a bipolar transistor collector, common base and common emitter transistors configuration, common collector configurations.
- Always these fundamental equations are applied to the currents in a bipolar transistor, common collector, common base and common emitter configurations.

Operation & current components of PNP Transistor



Fig(a): Current components of PNP transistor

→ In Fig(a) the base region of PNP transistor is highly doped with n-type impurities. It causes a lot of holes from emitter region to cross over the base region.

→ The base is lightly doped with n-type impurities. The no. of electrons in the base region

is very small and hence the no. of holes that combined with electrons in the base region is also very small hence a few holes combined with electrons to built & constitute a base current I_B .

→ The remaining e cross over to the collector region to constitute a collector current I_C .

∴ The emitter current $I_E = (I_B + I_C)$.

The magnitude of Emitter Current $I_E \approx I_B + I_C$.

This eqn gives the fundamental relationship b/w the currents in a bipolar transistor circuit.

Emitter Efficiency (η)

The EE is defined as concurrent of injected carriers at I_E to Emitter Junction to total Emitter current.

$$\eta = \frac{I_E}{\text{Total Emitter current}}$$

$$\boxed{\eta = \frac{I_E}{I_E}}$$

for pnp Transistor $\eta = \frac{I_{PE}}{I_E}$

for npn " " $\eta = \frac{I_{NE}}{I_E}$

where I_{PE} = hole diffusion current at Emitter junction

I_{NE} = Electron diffusion current at Emitter junction

I_E = Total Emitter current

Total Emitter Current $I_E = I_{PE} + I_{NE}$

$$\gamma \approx \frac{I_{PE}}{I_{PE} + I_{NE}}$$

for npn

$$\gamma = \frac{I_{NE}}{I_{PE} + I_{NE}}$$

Transport factor (β)

It is defined as injected carrier current reaching collector junction (I_c) to injected carrier current at emitter junction ($I_{E\beta}$).

$$\beta^* = \frac{I_{PC}}{I_{PE}}$$

Large signal current gain (α)

It is defined as the -ve of the ratio of the collector current implement to the emitter current change from zero to I_E as the large signal current gain of CB transistors.

$$\alpha = - \left(\frac{I_C - I_{CO}}{I_E} \right)$$

I_{CO} = Collector Current

I_C and I_E have opposite signal then α is always true. The typical value of α is $0.9 - 0.995$. Refer

$$\alpha \approx \frac{I_{PC}}{I_E} \times \frac{I_{PE}}{I_{PE}}$$

$$I_{PC} = I_C - I_{CO}$$


$$\alpha \approx \frac{I_{PC}}{I_{PE}} \times \frac{I_{PE}}{I_E}$$

$$\alpha = \beta * x \gamma$$

Applications Of Transistor

1. Transistor as an amplifier
2. Transistor as a switch


Transistor as an amplifier



- Fig(a); CB transistor configuration

- A load resistor R_L is connected in series with the collector supply voltage v_{CC} of CB transistor configuration as shown in figa.
- A small change in the input voltage b/w the emitter and base i.e Δv_i causes a large change in emitter current i.e ΔI_E a fraction of these change in current is collected & passed through R_L and is denoted by symbol ' α '.
- therefore the corresponding change in voltage across load Resistance R_L i.e $\Delta v_o = \Delta I_E \cdot R_L \cdot \alpha$
- the voltage amplification $A_v = \frac{\Delta v_o}{\Delta v_i}$ is greatly than unity and thus the transistor acts as amplify

Transistor current components.



I_{PE} = holes current due to the holes that are crossing from Emitter to base.

I_{NE} = Electron current due to the electrons that are crossing from base to Emitter.

Total Emitter current $I_E = I_{PE} + I_{NE}$.

Base current $I_B = I_{PE} - I_{PC}$.

Collector current $I_C = I_{CO} - I_{PC}$.

Total Emitter current $I_E = I_B + I_C$.

Transistor Configuration


The main application of transistor is an amplifier circuit required two P/p terminals & O/p terminals but the Transistor is a three terminal device so one terminal is common to both P/p & O/p depending on which terminal is making common the transistor can be operated the following three configuration.

1. Common base configuration

2. Common Emitter Configuration

3-common collector configuration.

~~Common base configuration~~



Fig(a) - CB configuration.

~~No question~~
Early Effect & Base width modulations.

The type of configuration in which base terminal is common to both input and output terminals is called CB configuration or grounded base configuration.

Before going to discuss CB configuration it is better to know base width modulation.

Def: In the active region of transistor the Emitter Junction is forward biased and Collector Junction is reverse bias with Reverse voltage V_{CB} increases the width of the depletion region. At collector junction increases which in turn reduces the width of base region the variation of width of depletion region at Emitters Junction is negligible compare with the collector Junction finally increasing the V_{CB} effect to Base width reduces it is called the base width modulation or Early effect.

$$V_B = \frac{2NA}{2\epsilon} w^2$$

where

w = space charge region width
www.Jntufastupdates.com

effects of base width modulation:

- * Recombination of charge carriers within the base region reduces so the base current decreases
 - * Concentration of minority carriers increases. So emitter current increases
 - * for large reverse voltage the width of the base becomes zero causing voltage breakdown in the transistor. This phenomenon is known as punch through or reachthrough
- current amplification factor (α):-

It is defined as the ratio of change in collector current to base current at constant V_{CB} . It is denoted by α_{AC} .

$$= \frac{\Delta I_C}{\Delta I_E} \quad | V_{CB} = \text{constant}$$

$$\alpha_{DC} = \frac{I_C}{I_E} \quad | V_{CB} = \text{constant}$$

$$\alpha_{DC} = \frac{I_C}{I_E}$$

$$I_E = I_B + I_C$$

$$\Delta I_E = \Delta I_B + \Delta I_C \rightarrow ①$$

Divide eq ① ΔI_E

$$\frac{\Delta I_E}{\Delta I_E} = \frac{\Delta I_B}{\Delta I_E} + \frac{\Delta I_C}{\Delta I_E}$$

$$1 = \frac{\Delta I_B}{\Delta I_E} + \alpha_{DC}$$

$$\alpha = 1 - \frac{\Delta I_B}{\Delta I_E}$$

$$\alpha = 0.9 \text{ to } 0.995$$

$$\boxed{\alpha \approx 1}$$

expression for collector current :

I_{CBO} = very small leakage current

large % of emitter current that reaches the collector terminal

i.e αI_E

$$\alpha = \frac{I_C - I_{CBO}}{I_E} \quad (I_{CO} = I_{CBO})$$

$$I_C = \alpha I_E + I_{CBO}$$

where I_{CBO} = reverse saturation current (or) leakage current

$$I_E = \alpha (I_B + I_C) + I_{CBO}$$

$$I_E = \alpha I_B + \alpha I_C + I_{CBO}$$

$$I_C(1-\alpha) = \alpha I_B + I_{CBO} \rightarrow ①$$


eq ① divided by $(1-\alpha)$

$$I_C = \frac{\alpha I_B}{1-\alpha} + \frac{I_{CBO}}{1-\alpha}$$

$$\boxed{I_C = \beta I_B + (1+\beta) I_{CBO}}$$

where $\boxed{\beta = \frac{\alpha}{1-\alpha}}$


CB characteristics:



I_E characteristics:

for input characteristics first fix the voltage V_{BC} say that we now vary the voltage V_{EE} slowly in steps of 0.5V and notedown the current I_E for each value of V_{BE} and plot,

the graph for I_E and V_{BE}



O_P characteristics:

for output characteristics first fix the current I_E say that we now vary the voltage V_{CC} slowly in steps of 0.5 volts and notedown the current I_C for each value of V_{BC} plot the graph $V_i = f_1(I_i, V_o)$


$$I_O = f_2(I_i, V_o)$$

from hybrid parameters $V_i = h_{11}I_i + h_{12}V_o$

$$I_O = h_{21}I_i + h_{22}V_o$$

$$h_{12} = \text{const}$$

$$h_{22} = \text{const}$$



TE: BJT is a current control device due to the analysis of h-parameters

Output characteristics have three regions

1. cut off region
2. active region
3. saturation region

below x axis is called cut off region

In active region $I_C = \alpha I_E + I_{CBO}$


I_{CBO} = small reverse saturation (or) leakage current

It is very small current it is neglected so $I_C = \alpha I_E$.

CB configuration does not work voltage amplifier and CB configuration does not prefer practically.

CE configuration:

The CE circuit for NPN transistor as shown in fig(a). The i_{bp} is taken as the base & emitter and the o_{lp} is connected b/w emitter and collector. Since the emitter transistor is common to both i_{bp} and o_{lp} hence the name CE configuration.



Current amplification factor:

fig(a) CE configuration

The amplification factor defined as the ratio of collector current to base current

$$\beta_{dc} = \frac{I_C}{I_B}$$

$$\beta_{ac} = \frac{\Delta I_C}{\Delta I_B}$$

expression for collector current:

$$V \cdot k \cdot T \quad I_c = \alpha I_E + I_{CBO}$$

$$I_c = \alpha(I_B + I_C) + I_{CBO}$$

$$I_c = \frac{\alpha}{1-\alpha} I_B + \frac{1}{1-\alpha} I_{CBO} \rightarrow (1)$$

from the figure

$$I_c = \beta I_B + I_{CEO} \rightarrow (2)$$

Compare eq (1) & (2)

$$I_{CEO} = \frac{1}{1-\alpha} I_{CBO}$$

$$\beta = \frac{\alpha}{1-\alpha}$$

$$I_c = \beta I_B + (1+\beta) I_{CBO}$$



' β ' ranges from 50 to 400

when I_{CBO} = leakage current or reverse saturation current

when the i/p is open ($I_p=0$)


CE characteristics:

CE Configuration




~~IC configuration~~

14/9/18



Fig(a): Circuit determine CC static characteristics

I_{BP} Characteristics




To determine the I_{BP} characteristics V_{CC} is kept at a suitable fixed value. The base collector voltage V_{BC} is increased in equal steps and corresponding increases in I_B are noted. This is repeated

for different fixed values of V_{BE} plots of $V_{BC} V_C$

for different values shows in fig(b) are the O/P characteristics

O/p characteristics



Current amplification factor (β)

The current amplification factor β is defined as the ratio of emitter current to base current

$$\gamma_{AC} \approx \frac{I_E}{I_B}$$

$$\gamma_{DC} = \frac{\Delta I_E}{\Delta I_B}$$

In CB configuration $\propto \beta \approx \frac{\Delta I_C}{\Delta I_E}$

In CE configuration $\propto \beta \approx \frac{\Delta I_C}{\Delta I_B}$

In CC configuration $\propto \beta \approx \frac{\Delta I_E}{\Delta I_B}$

Relation between α, β, γ (Imp).

→ α = common base short circuit amplification factor of large signal current gain of the Transistor in CB configuration.

B = Common Emitter forward current amplification factor of large signal current gain of transistors in CE configuration.

γ = large signal current gain of transistors in CC configuration.

We know that $I_E = I_B + I_C$

$$I_B = I_E - I_C$$

$$\alpha = \frac{I_C}{I_E}$$

We know that $I_E = I_B + I_C$.

$$\alpha = \frac{I_C}{I_B + I_C} \rightarrow ①$$

divide eq ① by I_B .

$$\alpha = \frac{I_C}{I_B} + 1 + \frac{I_C}{I_B}$$

$$\boxed{\alpha = \frac{B}{1+B}} \quad (\because B = \frac{I_C}{I_B})$$

$$\alpha = \frac{I_C}{I_E} \quad (\because I_E = I_B + I_C) \\ I_C = I_E - I_B$$

$$\alpha = \frac{I_E - I_B}{I_E} \rightarrow ②$$

Divide eqn ② by B .

$$\alpha = \frac{\frac{I_E}{I_B} - 1}{I_E/I_B}$$

$$\boxed{\alpha = \frac{\gamma - 1}{\gamma}} \quad (\because \gamma = I_E/I_B).$$

$$\rightarrow B = \frac{I_C}{I_B} \quad (I_E \approx I_B + I_C) \\ = \frac{I_C}{I_E - I_C} \quad (\because I_B = I_E - I_C)$$

Divide by I_E

$$= \frac{I_C/I_E}{I_E/I_E - I_C/I_E}$$

$$\boxed{B = \frac{\alpha}{1-\alpha}} \quad (\because \alpha = I_C/I_E)$$

$$B \approx \frac{I_E}{I_B}$$

$$B \approx \frac{I_E - I_B}{I_B}$$

$$= \frac{I_E/I_B - 1}{I_B/I_B} \quad (\text{Divide By } I_B)$$

$$\boxed{B = \gamma - 1} \quad (\because I_E/I_B = \gamma)$$

$$\rightarrow \gamma = \frac{I_E}{I_B}$$

$$= \frac{I_E}{I_E - I_C}$$

$$= I_E/I_E / I_E(I_E - I_C)/I_E \quad (\text{Divide by } I_E)$$

$$\frac{I}{I_E} = \frac{1/\alpha}{\alpha - 1}$$

$$\therefore \delta = \frac{1}{1-\alpha} \quad (\because \alpha = I_C/I_E)$$

$$\delta \triangleq \frac{I_E}{I_B}$$


$$= \frac{I_C + I_B}{I_B} \quad (\text{Divide by } I_B)$$

$$= \frac{I_C / I_B + 1}{I_B / I_B}$$

$$= \underbrace{\beta + 1}_{1}$$


$$\delta = 1 + \beta \quad (\because \beta = I_C/I_B),$$

* PHOTO TRNSISTOR
collector




$$1 \text{ Lux} = 0.92 \text{ milliwatts}$$

fig(a): NPN photo-transistor symbol.



fig(b): Photo-transistor biasing arrangement



* Applications

1. High speed reading of punched card & tapes.
2. Light detection systems.
3. Light Operated switches.
4. Reading of film sound track.

* Typical Transistor voltage values

Type	$V_{BE}(\text{sat})$	$V_{BE}(\text{sat})$	$V_{BE}(\text{Active})$	$V_{BE}(\text{cutin})$	$V_{BE}(\text{cutoff})$
Silicon	0.3	0.7	0.6	0.5	0
Germanium	0.1	0.3	0.2	0.1	-0.1

In CE configuration $V_{BE} \geq 0.7$ volts (active region)
 ≤ 0.7 volts (cut-off region)

Problems

1. In common base transistors circuit the Emitter current (I_E) is 10 milliAmperes and I_C is 9.5mA. find the value of base current I_B .

Sol:-

$$I_B = I_E - I_C$$

$$= 10 - 9.8$$

$$= 0.2 \text{ mA}.$$

2. The common base DC current gain of Transistor is 0.96. If the Emitter current is 10mA what is the value of Base current.

Sol:-

$$I_C = I_B + I_E$$

Given $\alpha = \frac{I_C}{I_E}$

$$\alpha = 0.96, I_E = 10 \text{ mA}$$

$$\alpha \geq 0.96 \Rightarrow \frac{I_C}{10 \text{ mA}}$$

$$I_C = 10 \times 0.96 \text{ mA}$$

$$I_C = 10 \times 0.96 \times 10^{-3} \text{ A} = 9.6 \text{ mA}$$

$$I_B = I_E - I_C$$

$$= 10 \text{ mA} - 9.6 \text{ mA}$$

$$= 0.33 \text{ mA},$$

3. The Transistor has $I_E = 10mA$ and $\alpha = 0.98$. Determine the value of I_C and I_B .

4. If a Transistor has α of 0.97. Find the value of B . If $B = 200$ find the value of α .

$$B = \frac{\alpha}{1-\alpha} = \frac{0.97}{1-0.97} = 32.33$$

$$\alpha = \frac{B}{1+B}$$

$$\alpha = \frac{200}{200+1}$$

$$\boxed{\alpha = 0.99}$$

5. A Transistor has $I_B = 100mA$ and $I_C = 2mA$ then

find i) B of the Transistor ii) α of the Transistor

iii) Emitter current I_E iv) If I_B changes by +25mA and I_C changes by +0.6mA find the new value of B .


6. For a Transistor circuit having $\alpha = 0.98$,

$I_{CBO} = I_{CO} = 5\text{ microA}$ and $I_B = 100\text{mA}$. Find I_C & I_E

7. If $\alpha_{BE} = 0.99$ and $I_{CBO} = 50\text{nA}$. Find I_E (Emitter current).

8. Determine the base, collector and Emitter currents and V_{CE} for CE Circuit shown in below fig for $V_{CC} = 10V$ and $V_{BB} = 4V$, R_B (Base Resistance) = $200k\Omega$

$R_C = 2\text{ k}\Omega$ and $V_{BE(on)} = 0.7V$, $\beta = 200$



Sol:

$$\text{The base current } I_B = \frac{V_{BB} - V_{BB(on)}}{R_B}$$

$$= \frac{4 - 0.7}{200} = \frac{3.3}{200}$$

$$= 16.5 \text{ mA}$$

$$\text{The collector current } I_C = \beta I_B$$

$$= 200 \times 16.5$$

$$= 3300$$

$$= 3.3 \text{ mA}$$

$$\text{Emitter Current } I_E = I_B + I_C$$

$$= 16.5 \mu\text{A} + 3.3 \text{ mA}$$

$$= 3.3165 \text{ mA}$$

$$V_{CE} \approx V_{CC} - I_C R_C$$

$$= 10 - 3.3 \times 2 \text{ k}\Omega$$

$$= 10 - 6.6$$

$$= 3.4 \text{ V}$$

$V_{CE} = 3.4 \text{ V}$

Q) The Reverse voltage current of the Transistor
 When connected in CB configuration is 0.2mA and
 it is 18mA when the same transistor is connected
 in CE configuration. Calculate α & β of the
 transistor.

Sol:- $I_{CBO} = 0.2\text{mA}$, $I_{CEO} = 18\text{mA}$

$$I_{CBO} = (1 + \beta) I_{CBO}$$

$$\beta \approx \frac{I_{CEO}}{I_{CBO}} - 1$$

$$= \frac{18\text{mA}}{0.2\text{mA}} - 1$$

$$\boxed{\beta = 89}$$

$$\alpha = \frac{\beta}{1 + \beta}$$

$$= \frac{89}{90}$$

$$\boxed{\alpha = 0.988}$$

BJT Disadvantages

It also has low O/P impedance.

Considerable noise present at the O/P.

Transistor three drawbacks has been overcome
 to introduced FET.

*FET [Field Effect Transistor]

→ FET is developed in the early 1960's as another semiconductor device like a BJT it can be used as amplifier or switch.

Advantages of FET over BJT

→ FET is a unipolar device i.e. conduction of the device depends only on the single charge carriers whereas BJT is a bipolar device i.e. conduction of the device depends on both charge carriers.

→ FET has high input impedance in the order of 10^6 to $10^9 \Omega$ for JFET and $10^9 - 10^{12} \Omega$ for MOSFET.

→ FET has less noise than BJT.

→ FET has less effect by radiation.

→ FET's are more thermally stable than BJT.

→ FET occupies less space than BJT hence they have been preferred in integrated circuits.

→ FET has smaller size, high efficiency and long life.

→ FET has very high power gain.

→ FET is a voltage control device since most of the signals to be processed are voltage signals.


Hence FET are better than BJT.

→ FET is a three terminal device. The three terminal are source, drain and gate.

- In practically 4th terminal is there ie channel & substrate.
- We know that in a BJT the O/p current I_C is controlled by base current I_B hence BJT is a current controlled device.
- In fact the voltage b/w gate and source (V_{GS}) controls the drain current I_D . hence FET is a voltage controlled device.
- The name field Effect is derive from the O/p current flow is controlled by an electric field setup in the device by an externally applied voltage b/w gate and source terminals.
- In FET Current is carried by only one type of charge carriers either Electrons or holes hence FET is called Uni polar Devices.

Source

Construction of n-channel JFET And Symbol.



N-channel JFET

- The basic construction of N-channel JFET is as shown in fig(a).
- It consists of an N-type sc substrate (here substrate is very lightly doped which is called channel) is taken and at its two ends two Ohmic contacts are made which are the drain and source terminals of the FET.
- two P-type heavily doped regions diffused on opposite sides of lightly channel region thus 2 P-type regions form 2 PN junctions the space b/w the junctions is called channel.
- Both the P-type regions are connected internally through a single wire ie called Gate.

* Source:

- It is a terminal to which the majority carriers enters the ball.

* Drain:

- It is a terminal through which the majority carriers leaves the ball.



Gate:

- The 2 heavily doped regions connected to a common terminal is called "Gate".
- It is used to control the flow of current from Source to Drain.

* Channel & Substrate :-

→ The region of n-type or p-type material below & heavily doped regions is the channel through which the majority charge carriers moves from source to drain.

* Construction of p-channel JFET and symbol



Symbol of pchannel
JFET

P-channel JFET

→ The basic construction of p-channel JFET is as shown in fig(a).

→ It consists of an p-type sc Substrate (here

Substrate is very lightly doped which is called

channel) is taken and at its ends two Ohmic contacts are made which are the drain and source terminals of the FET.

→ Two N-type heavily doped regions are diffused on opposite sides of lightly doped region.

Thus 2 n-type regions form 2 pn junctions. The space below the junctions is called channel.

→ Both the p-type regions are connected internally through a single wire is called gate.

* Source:

→ It is a terminal to which the majority carriers enters the ball.

* Drain:

→ It is a terminal to which the majority carriers leaves the ball.

* Gate:


→ The 2 heavily doped regions connected to a common terminal is called "Gate".

→ It is used to control the flow of current from Source to Drain.

* Channel

The region of n-type & p-type material below 2 heavily doped region it is channel through

Operation of N-channel JFET



fig(a): Construction of n-channel JFET

case (i)

When $V_{GS} = 0$ and $V_{DS} = 0$.

→ When no voltage bias Drain and source, and Gate and source the thickness of Depletion region around the pn junction is uniform as shown in fig(a).

case (ii)

When $V_{DS} = 0$ and V_{GS} decreased from zero(0).

→ In this the pn junctions are reverse biased hence the thickness of depletion region increases as V_{GS} decreased from zero.

→ The reverse bias voltage across the pn junction is increased hence the thickness of the depletion region in the channel increases until the 2 depletion regions make contact with each other.

→ In this condition the channel is said to be cut off. The value of V_{GS} which is required to cut off the channel is called cut off voltage (V_c).

(as seen)


When V_{DS} & V_{GS} are applied.

→ The channel is established b/w source & drain. The current flows from source to drain i.e. the drain current (I_D).

JFET CHARACTERISTICS (I_D)

or

N-channel characteristics



They are 2 types of characteristics

1. Drain & O/P characteristics
2. Transfer characteristics

Drain & O/P characteristics

A curve drawn b/w drain current I_D and drain-to-source voltage V_{DS} of FET at constant Gate-to-source voltage V_{GS} is known as Drain characteristics of FET.

Drain characteristics are divided into 3 regions.

1. Ohmic region
2. Saturation or pinch-off region.
3. Breakdown region


Case (i) \rightarrow Ohmic region

(a) When $V_{GS} = 0$ and $V_{DS} = 0$

When $V_{GS} = 0$ the channel is entirely open but $V_{DS} = 0$ so there is no attractive force for the majority carriers and hence drain current does not flow

$$I_D = 0$$

(b) When $V_{GS} = 0$ and $V_{DS} > 0$



- Fig(b): Drain characteristics with n-channel JFET with $V_{GS} = 0$
- As V_{DS} is increased the electrons start flowing from source to drain terminals to a channel below depletion layers and drain current I_D increases linearly upto a point ie knee point.
 - The voltage corresponding to the knee point is known as pitch of voltage and it is denoted by V_p .
 - This shows that FET behave like an ordinary resistor till knee point. The region from $V_{DS} = 0V$ to V_p peak voltage is called Ohmic region.
 - The FET resistance in the ohmic region is given by $R_{DS} = \frac{V_{DS}}{I_D}$

$$R_{DS} = \frac{V_{DS}}{I_D}$$

$$R_{DS} = \frac{V_p}{I_{DSS}}$$

Where V_p = Pitch off voltage

I_{DSS} = maximum Drain current.

* Pitch-off or Saturation Region

20/9/16

→ As V_{DS} is further increased the channel resistance is also increases in such a way that ID increases constant upto a point & the practically remains constant upto a point the region B to C is called pitch off or saturation region.

→ In this region a FET operates as a constant current device and drain current is related to gate voltage by

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$


where I_{DSS} = Drain saturation current when gate source is shorted.

This above equation is known as Shockley. The pitch off region normal operating region of JFET when

Used as an amplifier.

Fig(c): Drain characteristics with external bias(V_{GS})

Breakdown



Breakdown Region

With increase of continuous V_{DS} corresponding to point C called Avalanche breakdown voltage.

- Breakdown occurs the gate junction takes place
- the current I_D .
- This happens because of the reverse biased pn junction undergoes Avalanche breakdown varying a small change in V_{DS} producing a very large current I_D .

case(ii)

(Refer back for diagram)


Drain Characteristics with External bias (V_{GS})

- It is seen that as the -ve gate biased voltage increased the resulting I_D vs V_{DS} curve are similar to $V_{GS} = 0$ except for the following points.

i) The Avalanche Breakdown Occurs at lower values of V_{DS} the reason is that the reverse bias gate voltage adds to the drain voltage thereby increasing the voltage effect across at the junction.

ii) The maximum saturation drain current reduces as the -ve bias voltage increases.

Transfer Characteristic



Fig(d) Transfer

→ The TC a plot of drain current (I_D) vs gate to source voltage (V_{GS}). For a constant value voltage b/w drain to source.

The relationship b/w the drain current (I_D) as gate to source voltage is non-linear.

→ The relationship is defined by shortcircuit eqn
as given by

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$

$$\left[1 - \frac{V_{GS}}{V_P} \right]^2 = \frac{I_D}{I_{DSS}}$$

$$1 - \frac{V_{GS}}{V_P} = \sqrt{\frac{I_D}{I_{DSS}}}$$

$$1 - \sqrt{\frac{I_D}{I_{DSS}}} = \frac{V_{GS}}{V_P}$$

$$V_{GS} = V_P \left[1 - \frac{I_D}{I_{DSS}} \right]$$

JFET PARAMETERS

1. Drain to Source Resistance (r_d)

→ It is defined as the ratio of change in drain to source voltage to the change in drain current at constant gate to source voltage.

$$r_d = \frac{\Delta V_{DS}}{\Delta I_D} \quad | \quad V_{GS} = \text{constant}$$

* r_d is very large from $10k\Omega$ - $100M\Omega$

2. Trans Conductance (g_m)

→ It is defined as the ratio of change in drain current to change in gate to source voltage at constant V_{DS} drain to source voltage.

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}} \quad | \quad V_{DS} = \text{constant}$$

We know that

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 \rightarrow ①$$

partially differentiate Eqn ① w.r.t to V_{GS}

$$\frac{\partial I_D}{\partial V_{GS}} = I_{DSS} \cdot 2 \left[1 - \frac{V_{GS}}{V_P} \right] \left[\frac{-1}{V_P} \right]$$

$$= -\frac{I_{DSS}}{V_P} \cdot 2 \left[1 - \frac{V_{GS}}{V_P} \right] \rightarrow \textcircled{2}$$

from equ ① $1 - \frac{V_{GS}}{V_P} = \frac{I_D}{I_{DSS}}$ → $\textcircled{3}$

Substitute equ ③ in equ ②

$$= -\frac{I_{DSS}}{V_P} \cdot 2 \cdot \underbrace{\frac{I_D}{I_{DSS}}}_{\frac{I_D}{I_{DSS}}}$$

$$= -\frac{2 I_{DSS}}{V_P} \cdot \frac{I_D}{I_{DSS}}$$

$$= -\frac{2 I_{DSS} \cdot I_{DSS}}{V_P} \frac{I_D}{I_{DSS}}$$

$$g_m = \frac{-2 I_{DSS} \cdot I_D}{V_P}$$

i.e Trans conductance

Let $g_m = g_{m0}$, when $V_{GS} = 0$.

from equ ⑥

$$I_D = I_{DSS}$$

$$g_{m0} = \frac{-2 I_{DSS}}{V_P}$$

where g_{m0} indicates the trans conductance when $V_{GS} = 0$.

$$\Rightarrow g_m = g_{mo} \left(1 - \frac{V_{GS}}{V_P}\right)$$

The conductance g_m is also called as Mutual conductance. g_m ranges from 150μV to 250μV.

Amplification factor (μ)

→ It is defined as the ratio of change in drain-to-source voltage to change in gate-to-source voltage at constant drain current.

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}} \quad \left| \begin{array}{l} I_D = \text{constant} \\ \Delta I_D = 0 \end{array} \right.$$

$$\mu = \frac{\Delta V_{DS}}{\Delta I_D} \times \frac{\Delta I_D}{\Delta V_{GS}}$$

$$\therefore \mu = r_d \cdot g_m$$

Problem

1. For a silicon $\alpha = 0.995$ and emitter current is 10mA and leakage current $I_{CO} = 0.5\text{mA}$. Find I_C , I_B , β , I_{CEO} .

2. Derive the relation b/w α and β given $I_E = 2.5\text{mA}$, $\alpha = 0.98$ and $I_{CBO} = 10\text{nA}$. calculate I_B and I_C .

* MOSFET (Metal Oxide SC

It is a 3-terminal device the 3 terminals

- 1. Source
- 2. Drain
- 3. Gate.

In MOSFET gate is insulated from channel sometimes called as insulated gate field effect transistor.

1. Enhancement MOSFET


- i) N-Channel Enhancement MOSFET.
- ii) P-Channel. "

2. Depletion MOSFET


- i) N-channel Depletion MOSFET.
- ii) p-channel " "

1. Enhancement MOSFET


i) N-Channel Enhancement MOSFET



(ii) P-channel





Construction
N-channel
 SiO_2 layer



Fig(a): N-channel
Enhancement
MOSFET.

Fig(b): Drain
Characteristics
of N-channel
Enhancement
MOSFET.





→ AS there is no continuous channel in Enhancement MOSFET. This condition is represented by broken lines in the symbols to highly doped N^+ region are diffused in a lightly doped substrate.

→ One N^+ region is called source another one is called Drain.

→ A thin insulating layer of SiO_2 grown over the surface of the structure

→ Holes are coming out in to the oxide layer allowing contact with source and drain.

→ A thin layer of metal Aluminium is formed over the layer of SiO_2 this metal layer covers the entire channel region. It forms the gate G.

→ The metal area of the gate in conjunction with the forms an α layer as shown in fig(a). As the -ve voltage on the gate induces negative charge in the SCD hence the conductivity of the channel increases and it flows from the source to drain through the induced channel thus the drain current is enhanced by the gate and the name enhancement MOSFET