

UNIT-1Hardware Description Languages

VHDL :-

V → Very High Speed Integrated Circuits.

H → Hardware

D → Description

L → Language.

- * A Hardware Description Language (HDL) can be used to model a digital system.


- * To describe an entity, VHDL provides five different types of primary constructs. They are :

- 1) Entity Declaration
- 2) Architecture Body
- 3) Configuration Declaration
- 4) Package Declaration
- 5) Package Body.

- * A basic programming structure of VHDL is consisting of

→ Entity Declaration


→ Architecture Body.



Entity Declaration :-


The entity declaration specifies the name of the entity being modeled and lists the set of interface ports.

- * Ports are signals through which the inputs and outputs are connected to entity.
- * Here, is an example of an entity declaration for half adder circuit.



- *

```
entity Half-Adder is
port (A, B : in STD-LOGIC;
      Sum, Carry : out STD-LOGIC);
end Half-Adder;
```
- * Here the entity Half-Adder has two input ports (A and B) and two output ports (Sum and Carry).
- * The following is another example of an entity declaration for 4x1 Multiplexer.



* entity MUX_4x1 is
 port (D: in STD_LOGIC_VECTOR(0 to 3);
 S: in STD_LOGIC_VECTOR(1 down to 0);
 Y: out STD_LOGIC);
 end MUX_4x1;

Architecture Body :-

The internal details of an entity are specified by an architecture body using any of the following modelling styles :-

- 1) Structural Modeling → As a set of interconnected components.
- 2) Dataflow Modeling → As a set of concurrent signal assignment statements.
- 3) Behavioral Modeling → As a set of sequential signal assignment statements.

* We can also describe the architecture definition of above three modelings.

* Structural Style of Modeling :-

In the Structural style of modeling, an entity is described as a set of interconnected components.

* The following is the example for Half-Adder.

* entity Half-Adder is

port (A, B : in STD-LOGIC;

Sum, Carry : out STD-LOGIC);

end Half-Adder;

architecture Structural of Half-Adder is

component XOR2

port (X, Y : in STD-LOGIC;

Z : out STD-LOGIC);

end component;

component AND2

port (P, Q : in STD-LOGIC;

R : out STD-LOGIC);

end component;

begin

X1: XOR2 port map (A, B, Sum);

A1: AND2 port map (A, B, Carry);

end Structural;

* The required components for Half Adder are XOR and AND gates.

- * In general, the architecture body is composed of two parts :-
 - i) Declarative part (before the keyword begin)
 - ii) Statement part (after the keyword begin).
- * The required components should be declared in declarative part before using in architecture.
- * The programs for components are given as follows :-

2-input XOR Gate :-

```

entity XOR2 is
  port (X,Y : in STD_LOGIC;
        Z : out STD_LOGIC);
end XOR2;
architecture XOR2 of XOR2 is
begin
  Z <= X xor Y;
end XOR2;

```

2-input AND Gate :-

```

entity AND2 is
  port (P,Q : in STD_LOGIC;
        R : out STD_LOGIC);
end AND2;

```

```

architecture AND2 of AND2 is
begin

```

```

  R <= P and Q;
end AND2;
```

(3)

* Dataflow Style of modeling:-

In this style of modeling, an entity is described using concurrent signal assignment statements.

* The following is the example for Half Adder.

* entity Half-Adder is

port (A,B: in STD-LOGIC;

Sum, Carry:out STD-LOGIC);

end Half-Adder;

architecture Dataflow of Half-Adder is

begin

Sum <= A xor B after 8ns;

Carry <= A and B after 4ns;

end Dataflow;

* In Signal assignment Statement, the symbol \leq implies an assignment of value to a signal.

* Delay information is included in the Signal assignment statements using "after" clauses.

* In the above given Half Adder example, both signal assignment statements execute concurrently.

* Behavioral Style of Modeling :-

In this type of modeling, an entity is described as a set of sequential signal assignment statements.

* Here the behavior of an entity is described which are executed sequentially.

* Half Adder Example =>

* entity Half_Adder is

port (A, B : in STD_LOGIC;

Sum, Carry : out STD_LOGIC);

end Half_Adder;

architecture Behavioral of Half_Adder is
begin

process (A, B)

begin

if (A = '0' and B = '0') then

Sum <= 0; Carry <= '0';

elsif (A = '0' and B = '1') then

Sum <= '1'; Carry <= '0';

elsif (A = '1' and B = '0') then

Sum <= '1'; Carry <= '0';

else


Sum <= '0'; Carry <= '1';

end if;


end process;

end Behavioral;

- * The statements appearing inside a process statement are Sequential statements and are executed sequentially.
- * A process statement constitutes a sensitivity list, and the process statement is invoked whenever there is an event on any signal in this list.
- * A VHDL program for 4x1 Multiplexer :-



S ₁	S ₀	Y
0	0	D ₀
0	1	D ₁
1	0	D ₂
1	1	D ₃



$$Y = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3.$$

4X1 MUX using Dataflow Modeling :-

entity MUX_4X1 is
port (D : in STD-LOGIC-VECTOR (0 to 3);
S : in STD-LOGIC-VECTOR (1 downto 0);
Y : out STD-LOGIC);
end MUX_4X1;
architecture Dataflow of MUX_4X1 is
begin
$$Y \leftarrow (\text{not}(S(1)) \text{ and } \text{not}(S(0)) \text{ and } D(0)) \text{ or}$$
$$(\text{not}(S(1)) \text{ and } S(0) \text{ and } D(1)) \text{ or}$$
$$(S(1) \text{ and } \text{not}(S(0)) \text{ and } D(2)) \text{ or}$$
$$(S(1) \text{ and } S(0) \text{ and } D(3));$$

end Dataflow;

Architecture for 4X1 MUX using Behavioral :-

architecture Behavioral of MUX_4X1 is

begin
process (D, S)
begin
if (S = "00") then $Y \leftarrow D(0);$
elsif (S = "01") then $Y \leftarrow D(1);$
elsif (S = "10") then $Y \leftarrow D(2);$
else $Y \leftarrow D(3);$
end Behavioral;

Architecture for 4x1 MUX using Structural :-

architecture structural of MUX-4X1 is
component NOTG

```
port (x : in STD_LOGIC;  
      y : out STD_LOGIC);
```

end component;

component ANDG

```
port (x, y : in STD_LOGIC;  
      z : in STD_LOGIC;  
      out : out STD_LOGIC);
```

end component;

component ORG

```
port (A, B, C, D : in STD_LOGIC;  
      y : out STD_LOGIC);
```

end component;

begin

Signal S1bar, S0bar : STD_LOGIC;

begin

Signal T : STD_LOGIC_VECTOR(0 to 3);

end begin

N1 : NOTG port map (S1, S1bar);

N2 : NOTG port map (S0, S0bar);

A1 : ANDG port map (S1bar, S0bar, D(0), T(0));

A2 : ANDG port map (S1bar, S0, D(1), T(1));

A3 : ANDG port map (S1, S0bar, D(2), T(2));

A4 : ANDG port map (S1, S0, D(3), T(3));

OR1 : ORG port map (T(0), T(1), T(2), T(3), y);

structural;

⑥
Ex:- Write a VHDL program for 8x1 Multiplexer
using Behavioral Modeling. (Include Enable pin)

Sol:- The truth table for 8x1 Multiplexer with
Enable pin is as shown below :-

EN	S ₂	S ₁	S ₀	Y
0	X	X	X	0
1	0	0	0	D ₀
1	0	0	1	D ₁
1	0	1	0	D ₂
1	0	1	1	D ₃
1	1	0	0	D ₄
1	1	0	1	D ₅
1	1	1	0	D ₆
1	1	1	1	D ₇

No. of inputs = 8

No. of Select lines = 3

No. of outputs = 1

*VHDL Program using Behavioral Modeling.

entity MUX_8X1 is

port (D : in STD-LOGIC-VECTOR(0 to 7);
S : in STD-LOGIC-VECTOR (2 downto 0);
EN : in STD-LOGIC;

Y : out STD-LOGIC);

end MUX_8X1;

architecture Behavioral of MUX-8X1 is

begin

process (EN, D, S)

begin :

if $S = "00"$ if $EN = '0'$, then $Y \leftarrow 0$;

else

if ($S = "000"$) then $Y \leftarrow D(0)$;

elsif ($S = "001"$) then $Y \leftarrow D(1)$;

elsif ($S = "010"$) then $Y \leftarrow D(2)$;

elsif ($S = "011"$) then $Y \leftarrow D(3)$;

elsif ($S = "100"$) then $Y \leftarrow D(4)$;

elsif ($S = "101"$) then $Y \leftarrow D(5)$;

elsif ($S = "110"$) then $Y \leftarrow D(6)$;

else $Y \leftarrow D(7)$;

end if;

end if;

end process;

end Behavioral;

* It is possible to mix the three modeling styles that we have seen so far in a single architecture body.

- * Within an architecture body, we can use component instantiation statements (that represent structure), concurrent signal assignment statements (that represent dataflow) and process statements (that represent behavior).
- * Configuration Declaration :- It is used to select one of possibly many architecture bodies than an entity may have.

```
configuration configuration_name of entity_name is
  -- configuration declarations
  for architecture_name
    for instance_label:component_name
      use
    entity library_name.entity_name(arch_name);
    end for;
    -- other for clauses
    end for;
end [configuration] [configuration_name];
```

```
library CMOS_LIB, MY_LIB;
configuration HA_BINDING of HALF_ADDER is
  for HA_STRUCTURE
    for X1: XOR2
      use entity CMOS_LIB.XOR_GATE(DATAFLOW);
    end for;
    for A1: AND2
      use configuration MY_LIB.AND_CONFIG;
    end for;
    end for;
end HA_BINDING;
```

* Package Declaration :-

It is used to store a set of common declarations, such as components, types, procedures, and functions.

Syntax :-

```
package package_name is
  package_declarations
end package package_name;
```

- * These declarations can be imported into other design units using a "USE" clause.

Example :-

```
package EXAMPLE_PACK is
  type SUMMER is (MAY, JUN, JUL, AUG, SEP);
  component D_FLIP_FLOP
    port (D, CK: in BIT; Q, QBAR: out BIT);
  end component;
  constant PIN2PIN_DELAY: TIME := 125 ns;
  function INT2BIT_VEC (INT_VALUE: INTEGER)
    return BIT_VECTOR;
end EXAMPLE_PACK;
```

* Package Body :-

```
package body package_name is
    declarations
    deferred constant declarations
    subprogram bodies
end package_name;
```

```
package body EXAMPLE_PACK is
    function INT2BIT_VEC (INT_VALUE: INTEGER)
        return BIT_VECTOR is
    begin
        -- Behavior of function described here.
    end INT2BIT_VEC;
end EXAMPLE_PACK;
```

→ A package body is used to store the definitions of functions and procedures that were declared in the corresponding package declaration, and also the complete constant declarations.

* Elements of VHDL :-

The following are the basic elements of VHDL language.

1) Identifiers

2) Data Objects

3) Data Types

4) Operators

Identifiers :-

(8)

* There are two kinds of identifiers in VHDL

- 1) Basic Identifiers
- 2) Extended Identifiers.

* The language defines a set of reserved words; these words also called "Keywords", have a specific meaning in the language and therefore cannot be used as identifiers.

Basic Identifier :-

A Basic identifier in VHDL is composed of a sequence of one or more characters.

- upper case letters (A to Z)
- Lower case letters (a to z)
- A digit (0 to 9)
- Underscore (-).

- * The first character in a basic identifier must be a letter and last character in a basic identifier may not be an underscore.
- * Also two underscore characters ~~may~~ cannot appear consecutively.

Example :- 1) Count, COUNT, CoUnt → all Same
2) DRIVE-BUS, CONST32-59, 82d2.

Extended Identifiers :-

An extended identifier is a sequence of characters written between two backslashes.

- * Any of the allowable characters can be used including ! @ \$...
- * Within an extended identifier, lower-case and upper case letters are considered to be distinct.

Example :- 1) \Count -- distinct from COUNT

2) \TEST , \2FOR\$, \wQ .

Data Objects :-

run run

A data object holds a value of a specified type. It is created by means of an object declaration.

- * There are four different types of data objects
 - 1) Constant
 - 2) Variable
 - 3) Signal
 - 4) File.

Eg:- variable COUNT : INTEGER

Constant Declarations :-

(9)

A constant can hold a single value of a given type. This value is assigned to the constant before simulation starts and the value cannot be changed during the course of the simulation.

Ex:- 1) constant RISE_TIME : TIME := 10ns;
2) constant BUS_WIDTH : INTEGER := 8;

* The value of the constant has not been specified in this case. Such a constant is called a deferred constant, and it can appear only inside a package declaration.

Variable Declarations :-

A variable can hold a single value of a given type. However, in this case, different values can be assigned to the variable at different times using variable assignment statement ($:=$).

Ex:- 1) variable CTRL : BIT-VECTOR (0 to 10);
2) variable Sum : INTEGER range 0 to 100;
3) variable FOUND, DONE : BOOLEAN;

Signal Declarations:-

A signal can hold a list of values, which include the current value of the signal and a set of future values that are to appear on the signal.

Eg:- 1) Signal Clock : BIT;

2) Signal Data_Bus : BIT-VECTOR(0 to 7);

3) Signal INIT_P : STD-LOGIC;

File Declaration:-

A file contains a sequence of values. Values can be read or written to the file using read procedures and write procedures.

* A file is declared using a file declaration.

The syntax for file declaration is:

file file-names : file-type-name [[open mode] is
string-expression] ;

* The string expression is interpreted by the host environment as the physical name of a file.

The mode specifies whether the file is to be

10

used as a read-only or write-only, or in the append mode.

- Eg:- 1) file STIMULUS : TEXT open READ_MODE is
"/usr/home/lib/add.sti";
2) file VECTORS : BIT-FILE is "/usr/home/sams/add.vcd";

Data Types :-

- * Every data object in VHDL can hold a value that belongs to a set of values.
- * This set of values is specified by using a type declaration.
- * The Predefined VHDL data types are:-

→ Bit	→ Integer
→ Bit-vector	→ Real
→ Boolean	→ Time
→ character	→ String.

Integer:- The type integer is defined as the range of integers including $-(2^{31}-1)$ to $+(2^{31}-1)$: VHDL implementations may extend this range.

Eg:- Signal X : integer;
Signal Y : integer := 67;

Boolean :- Type Boolean has two values, TRUE and FALSE. The character type contains all of the characters in the ISO 8-bit character set. The first 128 are the ASCII characters.

- * Built-in operators for the integer and Boolean types are listed in above table.

Eg:- signal L: Boolean;

signal N,M: Boolean;

Bit Type :- Since VHDL is used to model digital systems, it is useful to have a data type to represent bit values. The predefined enumeration type bit serves this purpose. It is defined as :-

Type bit is ('0','1');

- * Signals and variables of type bit can have values 0 and 1;

Eg:- signal x: Bit;

signal Y : Bit := "1";

String :- The type String is a vector of elements of the type character.

- * The way the vector elements are indexed depends on the defined range - either ascending or descending.

Ex:- constant Message1 : String (1 to 19) :=

"hold time violation";

signal Letter1 : character;

signal Message2 : String (1 to 10);

Message2 <= "Not" & Letter1;

* Here & is a concatenation operator.

Real :- Apart from the standard types like integer and STD-LOGIC-VECTOR's VHDL also offer Real data types. But a real data type has a big disadvantage. It is not synthesizable. It can be used only for simulation purposes.

* The real data type is defined in the library called MATH-REAL. So we have to include the following line before the entity declaration in the code.

use IEEE.MATH-REAL.all;

Ex:- 1) Signal x : real := -MATH-PI/3.0;

A real variable x, initialized to $\frac{\pi}{3}$ (60°).

2) Signal max,min,power1,exp_result : real := 0.0;

Data Operators:-

The predefined operators in the language are classified into the following six categories:-

- 1) Logical operators
- 2) Relational operators
- 3) Shift operators
- 4) Adding operators
- 5) Multiplying operators
- 6) Miscellaneous operators.

Logical Operators :-

There are 7-logical operators corresponding to 7-logic gates \Rightarrow

* and * xor * nand * not.
* or * xnor * nor

→ During evaluation of logical operators, bit values 0 and 1 are treated as FALSE and TRUE values of the BOOLEAN type, respectively.

Relational Operators :-

These are given as

* = (Equality)	* > (Greater than)
* /= (Inequality)	* < (Less than)

* \geq (Greater than or equal to)

* \leq (Less than or equal to).

Eg:- 1) "VHDL" \leq "VHDL92"

2) MVL('U') \leq MVL('Z')

3) BIT-VECTOR ('0', '1', '1') \leq BIT-VECTOR('1', '0', '1')

Shift Operators:-

- * SLL \rightarrow Shift Left } Left-over bits filled
- * SRL \rightarrow Shift Right } with '0'.
- * SLA \rightarrow Shift Left Arithmetic
- * SRA \rightarrow Shift Right Arithmetic
- * ROR \rightarrow Rotate Right
- * ROL \rightarrow Rotate Left.

Eg:- "1001010" \rightarrow It is a BIT VECTOR.

- 1) ~~sll 2~~ is "0101000"
- 2) srl 3 is "0001001"
- 3) sla 2 is "0101000"
-- filled with right-most bit.
- 4) sra 3 is "1111001"
-- filled with left most bit.
- 5) ror 3 is "0101001"
- 6) rol 2 is "0101010".

Adding Operators :-

+	-	&
---	---	---

- * The operands for the + (addition) and - (subtraction) operators must be of the same numeric type.
- * The operands for the & (concatenation) operator can be either one-dimensional array type.

Ex:- '0' & '1' results in "01".

'C' & 'A' & 'T' results in "CAT".

"BA" & "LL" results in "BALL".

Multiplying Operators :-

*	mod	rem
---	-----	-----

- * The * (multiplication) and / (division) operators are predefined for both integer or floating point type.

$$A \text{ rem } B = A - (A/B) * B.$$

$$A \text{ mod } B = A - B * N \quad \text{-- for some integer.}$$

Miscellaneous Operators:-

abs **

- abs (Absolute)
- ** (Exponentiation)

PROCESS Statement :-

A process Statement contains Sequential statements that describe the functionality of a portion of an entity in Sequential terms.

* The Syntax of a process Statement is :-

[process-label :] process [(Sensitivity-list)] [is]
[process-item-declarations].

begin

Sequential-Statements ; These are -->

variable-assignment-Statement

Signal-assignment-Statement

Wait-Statement

if-Statement

case-Statement

loop-Statement

null-Statement

end process [process-label]

- * A set of Signals to which the process is sensitive is defined by the Sensitivity List.
- * Each time, an event occurs on any of the signals in the sensitivity list, then the sequential statements within the process are executed in a sequential order.
- * The process then suspends after executing the last sequential statement and waits for another event to occur on a signal in the sensitivity list.

Variable assignment Statement :-

Variables can be declared and used inside a process statement. A variable is assigned a value using the variable assignment statement.

variable-object := Expression

Ex:- process (A)

```

variable EVENTS_ON_A : INTEGER := -1;
begin
  EVENTS_ON_A := EVENTS_ON_A + 1;
end process;
```

Signal Assignment Statement :-

(14)

Signals are assigned values using a Signal assignment statement. The simplest form of a Signal assignment is :

signal-object <= Expression [after delay-value];

- * A Signal assignment Statement can appear within a process or outside a process.
- * If the Signal assignment appear outside of a process, it is considered to be a concurrent Signal assignment Statement.
- * If the Signal assignment appear within the process, it is considered to be a Sequential Signal assignment Statement.

Ex:- 1) COUNTER <= COUNTER + "0010";

2) PAR <= PAR xor DIN after 12 ns;

3) Z <= (AO and AI) or (BO and BI) after 6ns;

Wait Statement :-

A process Statement may be suspended by means of a Sensitivity list.

- * The Wait Statement provides an alternative way to suspend the execution of a process.

- * There are three basic forms of the wait statement.

wait on Sensitivity-list;
wait until Boolean-expression;
wait for time-expression;

- * They may also be combined in a single wait statement

wait on Sensitivity-list until Boolean-exp for time-exp;

Ex:- wait on A,B,C;

wait until A=B;

wait for 10ns;

wait on CLOCK for 20ns;

wait until SUM>100 for 50ns;

wait on CLOCK until SUM>100;

Ex:- process -- Sensitivity is not given here.
begin

 wait on DATA; -- Replaces the Sensitivity list

 SIG-A <= DATA;

 wait for 0 ns;

 SIG-B <= SIG-A;

end process.

- * wait for 0 → It means to wait for one delta cycle.

IF Statement :-

An if Statement selects a sequence of statements for execution based on the value of a condition.

- * The condition can be any expression that evaluates to a boolean value.

Syntax :- if boolean-expression then

 sequential-Statements.

[elseif boolean-expression then
 sequential-Statements]

[else

 sequential-Statements]

end if;

- * The if Statement is executed by checking each condition sequentially until the first TRUE condition is found; then, the set of sequential statements associated with this condition is executed.
- * The if Statement can have zero or more elseif clauses and an optional else clause.

Ex:- if (A nor B) = '1' then

 Z <= '1' after RISE-TIME;

else

 Z <= '0' after FALL-TIME;

end if;

Case Statement:-

The Syntax for case Statement is :

* Case expression is

When choices => Sequential-Statements

When choices => Sequential-Statements

-- can have any number of branches.

[When others => Sequential-Statements]

end case;

* The CASE Statement selects one of the branches for execution based on the value of the expression.

* The expression value must be of a discrete type or of a one-dimensional array type.

Ex:- A model for a 4x1 multiplexer using a case Statement is shown here.

entity MUX is

Port (A,B,C,D : in STD_LOGIC;

S : in STD_LOGIC_VECTOR(0 to 1);

 Z : out STD_LOGIC);

end MUX;

architecture MUX-BEHAVIOR of MUX is

```

constant MUX_DELAY: TIME := 10 ns;
begin
  PMUX: process (A,B,C,D,S)
    variable TEMP: STD-LOGIC;
    begin
      case S is
        when "00" => TEMP := A;
        when "01" => TEMP := B;
        when "10" => TEMP := C;
        when "11" => TEMP := D;
        when others => TEMP := 'X';
      end case;
      Z <= TEMP after MUX_DELAY;
    end process PMUX;
  end MUX-BEHAVIOR;

```

Null Statement :-

The NULL Statement is a Sequential Statement that doesn't cause any action to take place; execution continues with the next Statement.

null;

- * For NULL Statement, no action ~~near~~ is performed.

Loop Statement :-

* A loop statement is used to iterate through a set of sequential statements.

* The Syntax of a loop statement is :-

[loop-label:] iteration-Scheme loop.

Sequential-Statements

end loop [loop-label];

* There are three types of iteration Schemes.

- i) for
- ii) while
- iii) Loop

Ex:- 1) FACTORIAL := 1;

for Number in 2 to N loop

 FACTORIAL := FACTORIAL * Number;

end loop;

2) J := 0; SUM := 10;

WH-LOOP : while J < 20 loop

 SUM := SUM * 2;

 J := J + 3;

end loop;

3) SUM := 1; J := 0;

L2 : loop

 J := J + 2;

 SUM := SUM * 10;

 exit when SUM > 100; end loop L2;